

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Discontinued at Digi-Key
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104ldafa-v0

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

(1/5)

			(1/5)
Pin count	Package	Fields of Application Note	Ordering Part Number
30 pins	30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)	Α	R5F104AAASP#V0, R5F104ACASP#V0, R5F104ADASP#V0, R5F104AEASP#V0, R5F104AFASP#V0, R5F104AGASP#V0
			R5F104AAASP#X0, R5F104ACASP#X0, R5F104ADASP#X0, R5F104AEASP#X0, R5F104AFASP#X0, R5F104AGASP#X0
		D	R5F104AADSP#V0, R5F104ACDSP#V0, R5F104ADDSP#V0, R5F104AEDSP#V0, R5F104AFDSP#V0, R5F104AGDSP#V0
			R5F104AADSP#X0, R5F104ACDSP#X0, R5F104ADDSP#X0, R5F104AEDSP#X0, R5F104AFDSP#X0, R5F104AGDSP#X0
		G	R5F104AAGSP#V0, R5F104ACGSP#V0, R5F104ADGSP#V0, R5F104AEGSP#V0, R5F104AFGSP#V0, R5F104AGGSP#V0
			R5F104AAGSP#X0, R5F104ACGSP#X0, R5F104ADGSP#X0, R5F104AEGSP#X0, R5F104AFGSP#X0, R5F104AGGSP#X0
32 pins	32-pin plastic HWQFN (5×5 mm, 0.5 mm pitch)	А	R5F104BAANA#U0, R5F104BCANA#U0, R5F104BDANA#U0, R5F104BEANA#U0, R5F104BFANA#U0, R5F104BGANA#U0
			R5F104BAANA#W0, R5F104BCANA#W0, R5F104BDANA#W0, R5F104BEANA#W0, R5F104BFANA#W0, R5F104BGANA#W0
		D	R5F104BADNA#U0, R5F104BCDNA#U0, R5F104BDDNA#U0, R5F104BEDNA#U0, R5F104BFDNA#U0, R5F104BGDNA#U0
			R5F104BADNA#W0, R5F104BCDNA#W0, R5F104BDDNA#W0, R5F104BEDNA#W0, R5F104BFDNA#W0, R5F104BGDNA#W0
		G	R5F104BAGNA#U0, R5F104BCGNA#U0, R5F104BDGNA#U0, R5F104BEGNA#U0, R5F104BFGNA#U0, R5F104BGGNA#U0
			R5F104BAGNA#W0, R5F104BCGNA#W0, R5F104BDGNA#W0, R5F104BEGNA#W0, R5F104BFGNA#W0, R5F104BGGNA#W0
	32-pin plastic LQFP $(7 \times 7, 0.8 \text{ mm pitch})$	А	R5F104BAAFP#V0, R5F104BCAFP#V0, R5F104BDAFP#V0, R5F104BEAFP#V0, R5F104BFAFP#V0, R5F104BGAFP#V0
			R5F104BAAFP#X0, R5F104BCAFP#X0, R5F104BDAFP#X0, R5F104BEAFP#X0, R5F104BFAFP#X0, R5F104BGAFP#X0
		D	R5F104BADFP#V0, R5F104BCDFP#V0, R5F104BDDFP#V0, R5F104BEDFP#V0, R5F104BFDFP#V0, R5F104BGDFP#V0
			R5F104BADFP#X0, R5F104BCDFP#X0, R5F104BDDFP#X0, R5F104BEDFP#X0, R5F104BFDFP#X0, R5F104BGDFP#X0
		G	R5F104BAGFP#V0, R5F104BCGFP#V0, R5F104BDGFP#V0, R5F104BEGFP#V0, R5F104BFGFP#V0, R5F104BGGFP#V0
			R5F104BAGFP#X0, R5F104BCGFP#X0, R5F104BDGFP#X0, R5F104BEGFP#X0, R5F104BFGFP#X0, R5F104BGGFP#X0
36 pins	36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)	A	R5F104CAALA#U0, R5F104CCALA#U0, R5F104CDALA#U0, R5F104CEALA#U0, R5F104CFALA#U0, R5F104CGALA#U0
			R5F104CAALA#W0, R5F104CCALA#W0, R5F104CDALA#W0, R5F104CEALA#W0, R5F104CFALA#W0, R5F104CGALA#W0
		G	R5F104CAGLA#U0, R5F104CCGLA#U0, R5F104CDGLA#U0, R5F104CEGLA#U0, R5F104CFGLA#U0, R5F104CGGLA#U0
			R5F104CAGLA#W0, R5F104CCGLA#W0, R5F104CDGLA#W0, R5F104CEGLA#W0, R5F104CFGLA#W0, R5F104CGGLA#W0

Note For the fields of application, refer to Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



- Note 1. Mounted on the 96 KB or more code flash memory products.
- Note 2. Mounted on the 384 KB or more code flash memory products.
- Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).
- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).
- Remark 3. It is recommended to connect an exposed die pad to Vss.

Note

The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xD (x = A to C, E to G, J, L): Start address FE900H R5F104xE (x = A to C, E to G, J, L): Start address FE900H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

[48-pin, 64-pin products (code flash memory 384 KB to 512 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

		48-pin	64-pin		
I	tem	R5F104Gx	R5F104Lx		
		(x = K, L)	(x = K, L)		
Code flash memory	(KB)	384 to 512	384 to 512		
Data flash memory (KB)	8	8		
RAM (KB)		32 to 48 Note	32 to 48 Note		
Address space		1 MB			
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) mode: 1 to 20 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)			
	High-speed on-chip oscillator clock (fін)	HS (high-speed main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)			
Subsystem clock	•	XT1 (crystal) oscillation, external subsyste	m clock input (EXCLKS) 32.768 kHz		
Low-speed on-chip	oscillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V			
General-purpose rec	gister	8 bits × 32 registers (8 bits × 8 registers × 4 banks)			
Minimum instruction execution time		0.03125 μs (High-speed on-chip oscillator clock: fiн = 32 MHz operation)			
		0.05 μs (High-speed system clock: fмx = 2	0 MHz operation)		
		30.5 μs (Subsystem clock: fsuB = 32.768 k	Hz operation)		
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8 Multiplication (8 bits × 8 bits, 16 bits × 16 bits) Multiplication and Accumulation (16 bits > 16 bits) Rotate, barrel shift, and bit manipulation etc. 	oits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 < 16 bits + 32 bits)		
I/O port	Total	44	58		
	CMOS I/O	34	48		
	CMOS input	5	5		
	CMOS output	1	1		
	N-ch open-drain I/O (6 V tolerance)	4	4		
Timer	16-bit timer	8 channels (TAU: 4 channels, Timer RJ: 1 channel, Tir	ner RD: 2 channels, Timer RG: 1 channel)		
	Watchdog timer	1 channel			
	Real-time clock (RTC)	1 channel			
	12-bit interval timer	1 channel			
	Timer output	Timer outputs: 14 channels PWM outputs: 9 channels			
	RTC output	1 • 1 Hz (subsystem clock: fsuB = 32.768 kHz)			

(Note is listed on the next page.)

(2/2)

		40 :	(2/2)				
		48-pin	64-pin				
Item		R5F104Gx	R5F104Lx				
		(x = K, L)	(x = K, L)				
Clock output/buzzer outp	out	2	2				
		• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5	5 MHz, 5 MHz, 10 MHz				
		(Main system clock: fMAIN = 20 MHz operation					
		• 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.09					
		(Subsystem clock: fsub = 32.768 kHz opera	· T				
8/10-bit resolution A/D co	onverter	10 channels	12 channels				
D/A converter		2 channels					
Comparator		2 channels					
Serial interface		[48-pin products]					
		CSI: 2 channels/UART (UART supporting LI	N-bus): 1 channel/simplified I ² C: 2 channels				
		CSI: 1 channel/UART: 1 channel/simplified I	² C: 1 channel				
		CSI: 2 channels/UART: 1 channel/simplified	I ² C: 2 channels				
		[64-pin products]					
			• CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I ² C: 2 channels				
		CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels					
		CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels					
	I ² C bus	1 channel	1 channel				
Data transfer controller (I	DTC)	32 sources	33 sources				
Event link controller (ELC	C)	Event input: 22					
		Event trigger output: 9					
Vectored interrupt	Internal	24	24				
sources	External	10	13				
Key interrupt		6	8				
Reset		Reset by RESET pin					
l		Internal reset by watchdog timer					
		Internal reset by power-on-reset					
		Internal reset by voltage detector					
		Internal reset by illegal instruction execution	Note				
		Internal reset by RAM parity error					
		Internal reset by illegal-memory access					
Power-on-reset circuit		• Power-on-reset: 1.51 ±0.04 V (T _A = -40	· · · · · · · · · · · · · · · · · · ·				
		1.51 ± 0.06 V (TA = -40 • Power-down-reset: 1.50 ± 0.04 V (TA = -40	•				
		1.50 ±0.04 V (TA = -40	•				
Voltage detector		1.60 V to 4.06 V (14 stages)					
On-chip debug function		Provided					
Power supply voltage		V _{DD} = 1.6 to 5.5 V (T _A = -40 to +85°C)					
1 Ower Supply Voltage		V _{DD} = 2.4 to 5.5 V (T _A = -40 to +105°C)					
Operating ambient temper	erature	TA = -40 to +85°C (A: Consumer applications,	D: Industrial applications)				
	Jature	$T_A = -40 \text{ to } +35 \text{ C}$ (A. Consumer applications, $T_A = -40 \text{ to } +105 \text{°C}$ (G: Industrial applications					
		(3. madound applications	,				

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$

 $2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V@1 MHz}$ to 16 MHz

LS (low-speed main) mode: 1.8 V \leq VDD \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq VDD \leq 5.5 V@1 MHz to 4 MHz

- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)

 Remark 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3. When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$

 $2.4~V \leq V_{DD} \leq 5.5~V \textcircled{@}1~MHz$ to 16 MHz

LS (low-speed main) mode: 1.8 V \leq VDD \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq VDD \leq 5.5 V@1 MHz to 4 MHz

- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
 Remark 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)
 Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

(3) Flash ROM: 384 to 512 KB of 48- to 100-pin products (TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit	
Supply	IDD1	Operat-	HS (high-speed main)	fHOCO = 64 MHz,	Basic	V _{DD} = 5.0 V		2.9		mA	
current		ing mode	mode Note 5	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.9			
Note 1				fHOCO = 32 MHz,	Basic	V _{DD} = 5.0 V		2.5			
				fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.5			
			HS (high-speed main)	fHOCO = 64 MHz,	Normal	V _{DD} = 5.0 V		6.0	11.2	mA	
		mod		mode Note 5	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		6.0	11.2	
				fHOCO = 32 MHz,	Normal	V _{DD} = 5.0 V		5.5	10.6		
				fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		5.5	10.6		
				fHOCO = 48 MHz,	Normal	V _{DD} = 5.0 V		4.7	8.6		
				fih = 24 MHz Note 3	operation	V _{DD} = 3.0 V		4.7	8.6		
				fHOCO = 24 MHz,	Normal	V _{DD} = 5.0 V		4.4	8.2		
			f _{IH} = 24 MHz Note 3 operation	operation	V _{DD} = 3.0 V		4.4	8.2			
				fHOCO = 16 MHz,	Normal	V _{DD} = 5.0 V		3.3	5.9		
				fih = 16 MHz Note 3	operation	V _{DD} = 3.0 V		3.3	5.9		
			LS (low-speed main)	fHOCO = 8 MHz,	Normal	V _{DD} = 3.0 V		1.5	2.5	mA	
			mode Note 5	fih = 8 MHz Note 3	operation	V _{DD} = 2.0 V		1.5	2.5		
		LV (low-voltage main) mode Note 5	LV (low-voltage main)	fHOCO = 4 MHz, Norm	Normal	V _{DD} = 3.0 V		1.5	2.1	mA	
			fiH = 4 MHz Note 3	operation	V _{DD} = 2.0 V		1.5	2.1			
		mode Note 5	HS (high-speed main) f _{MX}	f _{MX} = 20 MHz Note 2, Normal	Square wave input		3.7	6.8	mA		
			V _{DD} = 5.0 V op	operation	Resonator connection		3.9	7.0			
			Normal	Square wave input		3.7	6.8				
			V _{DD} = 3.0 V operat	operation	Resonator connection		3.9	7.0			
			f _{MX} = 10 MHz Note 2 V _{DD} = 5.0 V	, ,	Normal	Square wave input		2.3	4.1		
				V _{DD} = 5.0 V	operation	Resonator connection		2.3	4.2		
				f _{MX} = 10 MHz Note 2,	Normal	Square wave input		2.3	4.1		
				V _{DD} = 3.0 V	operation	Resonator connection		2.3	4.2		
			LS (low-speed main)	f _{MX} = 8 MHz Note 2,	Normal	Square wave input		1.4	2.4	mA	
			mode Note 5	V _{DD} = 3.0 V	operation	Resonator connection		1.4	2.5		
				f _{MX} = 8 MHz Note 2,	Normal	Square wave input		1.4	2.4		
				V _{DD} = 2.0 V	operation	Resonator connection		1.4	2.5		
			Subsystem clock	fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.2		μА	
			operation	TA = -40°C	operation	Resonator connection		5.2			
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.3	7.7		
				T _A = +25°C	operation	Resonator connection		5.3	7.7		
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.5	10.6		
				T _A = +50°C	operation	Resonator connection		5.5	10.6	1	
			fsuB = 32.768 kHz Note 4 TA = +70°C	fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.9	13.2		
				operation	Resonator connection		6.0	13.2	1		
		fsuB = 32.768 kHz Note 4	Normal	Square wave input		6.8	17.5				
				T _A = +85°C	operation	Resonator connection		6.9	17.5		

(Notes and Remarks are listed on the next page.)

- Note 4. This value as an example is calculated when the conditions described in the "Conditions" column are met.

 Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
- Note 5. Use it with $EVDD0 \ge V_b$.
- Note 6. The smaller maximum transfer rate derived by using fMck/6 or the following expression is the valid maximum transfer rate

Expression for calculating the transfer rate when 1.8 V \leq EVDD0 < 3.3 V and 1.6 V \leq Vb \leq 2.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$


- * This value is the theoretical value of the relative difference between the transmission and reception sides
- Note 7. This value as an example is calculated when the conditions described in the "Conditions" column are met.

 Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)



CSI mode connection diagram (during communication at different potential



- **Remark 1.** Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 2.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))
- Remark 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

2.6.2 Temperature sensor characteristics/internal reference voltage characteristic

(TA = -40 to +85°C, 2.4 V \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

2.6.3 D/A converter characteristics

(TA = -40 to +85°C, 1.6 V \leq EVss0 = EVss1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Cor	MIN.	TYP.	MAX.	Unit	
Resolution	RES					8	bit
Overall error	AINL	Rload = 4 MΩ	1.8 V ≤ V _{DD} ≤ 5.5 V			±2.5	LSB
		Rload = 8 MΩ	1.8 V ≤ V _{DD} ≤ 5.5 V			±2.5	LSB
Settling time	tset	Cload = 20 pF	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$			3	μs
			1.6 V ≤ V _{DD} < 2.7 V			6	μs

Absolute Maximum Ratings

(2/2)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	-40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	-70	mA
		-170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	-100	mA
	Іон2	Per pin	P20 to P27, P150 to P156	-0.5	mA
		Total of all pins		-2	mA
Output current, low IoL1	IOL1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	70	mA
		170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	100	mA
	IOL2	Per pin	P20 to P27, P150 to P156	1	mA
		Total of all pins		5	mA
Operating ambient temperature	ТА		mory programming mode	-40 to +105	°C
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.

That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operat-	HS (high-speed main)	fHOCO = 64 MHz,	Basic	V _{DD} = 5.0 V		2.6		mA
current Note 1		ing mode	mode Note 5	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.6		
Note 1				fHOCO = 32 MHz,	Basic	V _{DD} = 5.0 V		2.3		
				fin = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.3		
			HS (high-speed main)	fHOCO = 64 MHz,	Normal	V _{DD} = 5.0 V		5.4	10.9	mA
			mode Note 5 fih = 32 MH	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		5.4	10.9	
				fHOCO = 32 MHz,	Normal	V _{DD} = 5.0 V		5.0	10.3	
		fHOCO = 48 MHz, Norm		fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		5.0	10.3	
			Normal	V _{DD} = 5.0 V		4.2	8.2			
				f _{IH} = 24 MHz Note 3	operation	V _{DD} = 3.0 V		4.2	8.2	
				fHOCO = 24 MHz,	Normal	V _{DD} = 5.0 V		4.0	7.8	
				f _{IH} = 24 MHz Note 3 operation f _{HOCO} = 16 MHz, Normal	operation	V _{DD} = 3.0 V		4.0	7.8	
					V _{DD} = 5.0 V		3.0	5.6		
			fih = 16 MHz Note 3	operation	V _{DD} = 3.0 V		3.0	5.6		
		HS (high-speed main)	, , ,	Normal	Square wave input		3.4	6.6	mA	
		mode Note 5	V _{DD} = 5.0 V	operation	Resonator connection		3.6	6.7		
				$f_{MX} = 20 \text{ MHz} \text{ Note 2}, \qquad \text{Normal}$ $V_{DD} = 3.0 \text{ V} \qquad \text{operation}$ $f_{MX} = 10 \text{ MHz} \text{ Note 2}, \qquad \text{Normal}$ $V_{DD} = 5.0 \text{ V} \qquad \text{operation}$	Normal	Square wave input		3.4	6.6	
					operation	Resonator connection		3.6	6.7	
					Square wave input		2.1	3.9		
					operation	Resonator connection		2.2	4.0	
				f _{MX} = 10 MHz Note 2,	Normal	Square wave input		2.1	3.9	
				V _{DD} = 3.0 V	operation	Resonator connection		2.2	4.0	
			Subsystem clock	fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.9	7.1	μΑ
			operation	TA = -40°C	operation	Resonator connection		4.9	7.1	
				fsuB = 32.768 kHz Note 4		Square wave input		4.9	7.1	
				T _A = +25°C	operation	Resonator connection		4.9	7.1	
				fsuB = 32.768 kHz Note 4		Square wave input		5.1	8.8	
				T _A = +50°C	operation	Resonator connection		5.1	8.8	
		fsuB = 32.768 H	fsuB = 32.768 kHz Note 4		Square wave input		5.5	10.5		
		T _A = +70°C	operation	Resonator connection		5.5	10.5			
		fsuB = 32.768 kHz Note 4	Normal	Square wave input		6.5	14.5			
				TA = +85°C	operation	Resonator connection		6.5	14.5	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		13.0	58.0	
				T _A = +105°C	operation	Resonator connection		13.0	58.0	

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- **Note 7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz to } 16 \text{ MHz}$

- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fil: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C


(4) Peripheral Functions (Common to all products)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)


Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscilla- tor operating current	IFIL Note 1				0.20		μΑ
RTC operating current	I _{RTC} Notes 1, 2, 3				0.02		μΑ
12-bit interval timer operat- ing current	IT Notes 1, 2, 4				0.02		μΑ
Watchdog timer operating current	I _{WDT} Notes 1, 2, 5	fi∟ = 15 kHz			0.22		μΑ
A/D converter operating current	I _{ADC} Notes 1, 6	When conversion at maximum speed	Normal mode, AVREFP = VDD = 5.0 V		1.3	1.7	mA
			Low voltage mode, AVREFP = VDD = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	IADREF Note 1				75.0		μΑ
Temperature sensor operating current	ITMPS Note 1				75.0		μΑ
D/A converter operating current	IDAC Notes 1, 11, 13	Per D/A converter channel				1.5	mA
Comparator operating cur-	ICMP Notes 1, 12, 13	V _{DD} = 5.0 V,	Window mode		12.5		μА
rent		Regulator output voltage = 2.1 V	Comparator high-speed mode		6.5		μΑ
			Comparator low-speed mode		1.7		μΑ
		V _{DD} = 5.0 V,	Window mode		8.0		μΑ
		Regulator output voltage = 1.8 V	Comparator high-speed mode		4.0		μΑ
			Comparator low-speed mode		1.3		μΑ
LVD operating current	I _{LVD} Notes 1, 7				0.08		μΑ
Self-programming operating current	IFSP Notes 1, 9				2.50	12.20	mA
BGO operating current	I _{BGO} Notes 1, 8				2.50	12.20	mA
SNOOZE operating current	I _{SNOZ} Note 1	ADC operation	The mode is performed Note 10		0.50	1.10	mA
			The A/D conversion operations are performed, Low voltage mode, AVREFP = VDD = 3.0 V		1.20	2.04	
		CSI/UART operation			0.70	1.54	
		DTC operation			3.10		

- Note 1. Current flowing to VDD.
- Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- Note 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.

Simplified I²C mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



Remark 1. $R_b[\Omega]$: Communication line (SDAr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLr) load capacitance

Remark 2. r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), g: PIM number (g = 0, 1, 3 to 5, 14), h: POM number (h = 0, 1, 3 to 5, 7, 14)

Remark 3. fmck: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1),
n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

Parameter	Symbol	Conditions	HS (high-spe	eed main) mode	Unit
			MIN.	MAX.	
SCLr clock frequency	fscL	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $		400 Note 1	kHz
		$\begin{split} 2.7 & \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 50 \text{ pF}, \text{ Rb} = 2.7 \text{ k}\Omega \end{split}$		400 Note 1	kHz
		$\begin{aligned} 4.0 & \text{V} \leq \text{EVDD0} \leq 5.5 \text{ V}, \\ 2.7 & \text{V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 100 \text{ pF, } R_b = 2.8 \text{ k}\Omega \end{aligned}$		100 Note 1	kHz
		$\begin{split} 2.7 & \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega \end{split}$		100 Note 1	kHz
		$\begin{array}{l} 2.4 \; V \leq EV_{DDO} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$		100 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$ 4.0 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 50 \text{ pF}, \text{Rb} = 2.7 \text{ k}\Omega $	1200		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DDO}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$	1200		ns
		$ \begin{aligned} &4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{aligned} $	4600		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DDO}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$	4600		ns
		$2.4 \text{ V} \leq \text{EVDD0} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V}, \\ C_b = 100 \text{ pF, } R_b = 5.5 \text{ k}\Omega$	4650		ns
Hold time when SCLr = "H"	thigh	$\begin{array}{l} 4.0 \; V \leq EV_{DDO} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	620		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 50 \text{ pF}, \text{Rb} = 2.7 \text{ k}\Omega $	500		ns
		$ 4.0 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V}, \\ C_b = 100 \text{ pF, Rb} = 2.8 \text{ k}\Omega $	2700		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega$	2400		ns
		$ 2.4 \text{ V} \leq \text{EV}_{\text{DDO}} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF}, R_{\text{b}} = 5.5 \text{ k}\Omega $	1830		ns

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI0, ANI2 to ANI14, ANI16 to ANI20

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, 1.6 V \leq EVDD = EVDD1 \leq VDD, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM = 0 V Note 4, HS (high-speed main) mode)

Parameter	Symbol	Co	Conditions MIN. TYP. MAX.				Unit
Resolution	RES				8		bit
Conversion time	tconv	8-bit resolution	$2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	% FSR
Integral linearity error Note 1	ILE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	Vain			0		V _{BGR} Note 3	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

Note 4. When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35\%$ FSR to the MAX. value when reference voltage (-) = AVREFM. Integral linearity error: Add ± 0.5 LSB to the MAX. value when reference voltage (-) = AVREFM. Differential linearity error: Add ± 0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.

R5F104LCAFB, R5F104LDAFB, R5F104LEAFB, R5F104LFAFB, R5F104LGAFB, R5F104LHAFB, R5F104LJAFB

R5F104LCDFB, R5F104LDDFB, R5F104LEDFB, R5F104LFDFB, R5F104LGDFB, R5F104LHDFB, R5F104LJDFB

R5F104LCGFB, R5F104LDGFB, R5F104LEGFB, R5F104LFGFB, R5F104LGGFB, R5F104LHGFB, R5F104LJGFB

	JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
	P-LFQFP64-10x10-0.50	PLQP0064KF-A	P64GB-50-UEU-2	0.35	
	HD-		-		
	D 33			detail of lead end	
	49	32		θ	c A3
	64	17		ITEM I	
	1	16		E HD HE	10.00±0.20 12.00±0.20 12.00±0.20 1.60 MAX.
-	ZD b	x M S	A¬	A A1 A2 A3	0.10±0.05 1.40±0.05 0.25
Œ			A2 7	b	0.22±0.05 0.145 +0.055 0.50 0.60±0.15
<u>リ</u>		 	A1-	θ e x	1.00±0.20 3°+5° 0.50 0.08

 \bigcirc 2012 Renesas Electronics Corporation. All rights reserved.

0.08

1.25

1.25

ZD

ZE

NOTE

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

ZE

R5F104PKAFB, R5F104PLAFB R5F104PKGFB, R5F104PLGFB

