



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104lafbx0

(3/5)

Pin count	Package	Fields of Application Note	Ordering Part Number
48 pins	48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)	A	R5F104GAAFB#V0, R5F104GCAFB#V0, R5F104GDAFB#V0, R5F104GEAFB#V0, R5F104GFAFB#V0, R5F104GGAFB#V0, R5F104GHAFB#V0, R5F104GJAFB#V0 R5F104GAAFB#X0, R5F104GCAFB#X0, R5F104GDAFB#X0, R5F104GEAFB#X0, R5F104GFAFB#X0, R5F104GGAFB#X0, R5F104GHAFB#X0, R5F104GJAFB#X0 R5F104GKAFB#30, R5F104GLAFB#30 R5F104GKAFB#50, R5F104GLAFB#50
		D	R5F104GADFB#V0, R5F104GCDFB#V0, R5F104GDDFB#V0, R5F104GEDFB#V0, R5F104GFDFB#V0, R5F104GGDFB#V0, R5F104GHDFB#V0, R5F104GJDFB#V0 R5F104GADFB#X0, R5F104GCDFB#X0, R5F104GDDFB#X0, R5F104GEDFB#X0, R5F104GFDFB#X0, R5F104GGDFB#X0, R5F104GHDFB#X0, R5F104GJDFB#X0
		G	R5F104GAGFB#V0, R5F104GCGFB#V0, R5F104GDGFB#V0, R5F104GEGFB#V0, R5F104GFGFB#V0, R5F104GGGFB#V0, R5F104GHGFB#V0, R5F104GJGFB#V0 R5F104GAGFB#X0, R5F104GCGFB#X0, R5F104GDGFB#X0, R5F104GEGFB#X0, R5F104GFGFB#X0, R5F104GGGFB#X0, R5F104GHGFB#X0, R5F104GJGFB#X0 R5F104GKGFB#30, R5F104GLGFB#30 R5F104GKGFB#50, R5F104GLGFB#50
	48-pin plastic HWQFN (7 × 7 mm, 0.5 mm pitch)	A	R5F104GAANA#U0, R5F104GCANA#U0, R5F104GDANA#U0, R5F104GEANA#U0, R5F104GFANA#U0, R5F104GGANA#U0, R5F104GHANA#U0, R5F104GJANA#U0 R5F104GAANA#W0, R5F104GCANA#W0, R5F104GDANA#W0, R5F104GEANA#W0, R5F104GFANA#W0, R5F104GGANA#W0, R5F104GHANA#W0, R5F104GJANA#W0 R5F104GKANA#U0, R5F104GLANA#U0 R5F104GKANA#W0, R5F104GLANA#W0
		D	R5F104GADNA#U0, R5F104GCDNA#U0, R5F104GDDNA#U0, R5F104GEDNA#U0, R5F104GFDNA#U0, R5F104GGDNA#U0, R5F104GHDNA#U0, R5F104GJDNA#U0 R5F104GADNA#W0, R5F104GCDNA#W0, R5F104GDDNA#W0, R5F104GEDNA#W0, R5F104GFDNA#W0, R5F104GGDNA#W0, R5F104GHDNA#W0, R5F104GJDNA#W0
		G	R5F104GAGNA#U0, R5F104GCGNA#U0, R5F104GDGNA#U0, R5F104GEGNA#U0, R5F104GFGNA#U0, R5F104GGGNA#U0, R5F104GHGNA#U0, R5F104GJGNA#U0 R5F104GAGNA#W0, R5F104GCGNA#W0, R5F104GDGNA#W0, R5F104GEGNA#W0, R5F104GFGNA#W0, R5F104GGGNA#W0, R5F104GHGNA#W0, R5F104GJGNA#W0 R5F104GKGNA#U0, R5F104GLGNA#U0 R5F104GKGNA#W0, R5F104GLGNA#W0
	52 pins	A	R5F104JCAFA#V0, R5F104JDAFA#V0, R5F104JEAFA#V0, R5F104JFAFA#V0, R5F104JGAFA#V0, R5F104JHAFA#V0, R5F104JJFAFA#V0 R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JEAFA#X0, R5F104JFAFA#X0, R5F104JGAFA#X0, R5F104JHAFA#X0, R5F104JJFAFA#X0
		D	R5F104JC DFA#V0, R5F104JDDFA#V0, R5F104JEDFA#V0, R5F104JFDFA#V0, R5F104JG DFA#V0, R5F104JHDFA#V0, R5F104JJ DFA#V0 R5F104JC DFA#X0, R5F104JDDFA#X0, R5F104JEDFA#X0, R5F104JFDFA#X0, R5F104JG DFA#X0, R5F104JHDFA#X0, R5F104JJ DFA#X0
		G	R5F104JCGFA#V0, R5F104JDGFA#V0, R5F104JEGFA#V0, R5F104JFGFA#V0, R5F104JGGFA#V0, R5F104JHGFA#V0, R5F104JJGFA#V0 R5F104JCGFA#X0, R5F104JDGFA#X0, R5F104JEGFA#X0, R5F104JFGFA#X0, R5F104JGGFA#X0, R5F104JHGFA#X0, R5F104JJGFA#X0

Note For the fields of application, refer to **Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

(5/5)

Pin count	Package	Fields of Application Note	Ordering Part Number
80 pins	80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)	A	R5F104MFAFB#V0, R5F104MGAFB#V0, R5F104MHAFB#V0, R5F104MJAFB#V0 R5F104MFAFB#X0, R5F104MGAFB#X0, R5F104MHAFB#X0, R5F104MJAFB#X0 R5F104MKAFB#30, R5F104MLAFB#30 R5F104MKAFB#50, R5F104MLAFB#50
		D	R5F104MFDFB#V0, R5F104MGDFB#V0, R5F104MHDFB#V0, R5F104MJDFB#V0 R5F104MFDFB#X0, R5F104MGDFB#X0, R5F104MHDFB#X0, R5F104MJDFB#X0
		G	R5F104MFGFB#V0, R5F104MGGFB#V0, R5F104MHGFB#V0, R5F104MJGFB#V0 R5F104MFGFB#X0, R5F104MGGFB#X0, R5F104MHGFB#X0, R5F104MJGFB#X0 R5F104MKGFB#30, R5F104MLGFB#30 R5F104MKGFB#50, R5F104MLGFB#50
	80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch)	A	R5F104MFAFA#V0, R5F104MGAFA#V0, R5F104MHAFA#V0, R5F104MJAFA#V0 R5F104MFAFA#X0, R5F104MGAFA#X0, R5F104MHAFA#X0, R5F104MJAFA#X0 R5F104MKAFKA#30, R5F104MLAFKA#30 R5F104MKAFKA#50, R5F104MLAFKA#50
		D	R5F104MFDFA#V0, R5F104MGDFA#V0, R5F104MH DFA#V0, R5F104MJ DFA#V0 R5F104MFDFA#X0, R5F104MGDFA#X0, R5F104MH DFA#X0, R5F104MJ DFA#X0
		G	R5F104MFGFA#V0, R5F104MGGFA#V0, R5F104MHGFA#V0, R5F104MJGFA#V0 R5F104MFGFA#X0, R5F104MGGFA#X0, R5F104MHGFA#X0, R5F104MJGFA#X0 R5F104MKGFA#30, R5F104MLGFA#30 R5F104MKGFA#50, R5F104MLGFA#50
	100 pins	A	R5F104PFAFB#V0, R5F104PGAFB#V0, R5F104PHAFB#V0, R5F104PJAFB#V0 R5F104PFAFB#X0, R5F104PGAFB#X0, R5F104PHAFB#X0, R5F104PJAFB#X0 R5F104PKAFB#30, R5F104PLAFB#30 R5F104PKAFB#50, R5F104PLAFB#50
		D	R5F104PFDFB#V0, R5F104PGDFB#V0, R5F104PHDFB#V0, R5F104PJDFB#V0 R5F104PFDFB#X0, R5F104PGDFB#X0, R5F104PHDFB#X0, R5F104PJDFB#X0
		G	R5F104PFGFB#V0, R5F104PGGFB#V0, R5F104PHGFB#V0, R5F104PJGFB#V0 R5F104PFGFB#X0, R5F104PGGFB#X0, R5F104PHGFB#X0, R5F104PJGFB#X0 R5F104PKGFB#30, R5F104PLGFB#30 R5F104PKGFB#50, R5F104PLGFB#50
	100-pin plastic LQFP (14 × 20 mm, 0.65 mm pitch)	A	R5F104PFAFA#V0, R5F104PGAFA#V0, R5F104PHAFA#V0, R5F104PJAFA#V0 R5F104PFAFA#X0, R5F104PGAFA#X0, R5F104PHAFA#X0, R5F104PJAFA#X0 R5F104PKAFKA#30, R5F104PLAFKA#30 R5F104PKAFKA#50, R5F104PLAFKA#50
		D	R5F104PFDFA#V0, R5F104PGDFA#V0, R5F104PHDFA#V0, R5F104PJ DFA#V0 R5F104PFDFA#X0, R5F104PGDFA#X0, R5F104PHDFA#X0, R5F104PJ DFA#X0
		G	R5F104PFGFA#V0, R5F104PGGFA#V0, R5F104PHGFA#V0, R5F104PJGFA#V0 R5F104PFGFA#X0, R5F104PGGFA#X0, R5F104PHGFA#X0, R5F104PJGFA#X0 R5F104PKGFA#30, R5F104PLGFA#30 R5F104PKGFA#50, R5F104PLGFA#50


NoteFor the fields of application, refer to **Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14**.**Caution**

The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.


1.3.3 36-pin products

- 36-pin plastic WFLGA (4×4 mm, 0.5 mm pitch)

Top View



Bottom View



INDEX MARK

	A	B	C	D	E	F	
6	P60/SCLA0	V _{DD}	P121/X1	P122/X2/EXCLK	P137/INTP0	P40/TOOL0	6
5	P62/SS100	P61/SDAA0	V _{SS}	REGC	RESET	P120/ANI19/ VCOUT0 Note	5
4	P72/SO21	P71/SI21/ SDA21	P14/RxD2/SI20/ SDA20/TRDIO0/ (SCLA0)	P31/TI03/TO03/ INTP4/PCLBUZ0/ (TRJ00)	P00/TI00/TxD1/ TRGCLKA/ (TRJ00)	P01/TO00/ RxD1/TRGCLKB/ (TRJ00)	4
3	P50/INTP1/ SI00/RxD0/ TOOLRxD/ SDA00/TRGIOA/ (TRJ00)	P70/SCK21/ SCL21	P15/PCLBUZ1/ SCK20/SCL20/ TRDIOB0/ (SDAA0)	P22/ANI2/ ANO0 Note	P20/ANI0/ AVREFP	P21/ANI1/ AVREFM	3
2	P30/INTP3/ SCK00/SCL00/ TRJ00	P16/TI01/TO01/ INTP5/TRDIOC0/ IVREF0 Note/ (RxD0)	P12/SO11/ TRDIOB1/ IVREF1 Note	P11/SI11/ SDA11/ TRDIOC1	P24/ANI4	P23/ANI3/ ANO1 Note	2
1	P51/INTP2/ SO00/TxD0/ TOOLTxD/ TRGIOB	P17/TI02/TO02/ TRDIOA0/ TRDCLK/ IVCMP0 Note/ (TxD0)	P13/TxD2/ SO20/TRDIOA1/ IVCMP1 Note	P10/SCK11/ SCL11/ TRDIOD1	P147/ANI18/ VCOUT1 Note	P25/ANI5	1

Note Mounted on the 96 KB or more code flash memory products.


Caution Connect the REGC pin to V_{SS} pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

1.3.6 48-pin products

- 48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch)



Note 1. Mounted on the 96 KB or more code flash memory products.


Note 2. Mounted on the 384 KB or more code flash memory products.

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see **1.4 Pin Identification**.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

- 64-pin plastic FLGA (5×5 mm, 0.5 mm pitch)



	A	B	C	D	E	F	G	H
8	EV _{DD0}	EV _{SS0}	P121/X1	P122/X2/ EXCLK	P137/INTP0	P123/XT1	P124/XT2/ EXCLKS	P120/ANI19/ VCOUT0 Note 1
7	P60/SCLA0	V _{DD}	V _{ss}	REGC	RESET	P01/T000/ TRGCLKB/ TRJIO0	P00/TI00/ TRGCLKA/ (TRJIO0)	P140/ PCLBUZ0/ INTP6
6	P61/SDAA0	P62/SSI00	P63	P40/TOOL0	P41/(TRJIO0)	P43/(INTP9)	P02/ANI17/ SO10/TxD1	P141/ PCLBUZ1/ INTP7
5	P77/KR7/ INTP11/(TXD2)	P31/TI03/ TO03/INTP4/ (PCLBUZ0)/ (TRJIO0)	P53/(INTP2)	P42/(INTP8)	P03/ANI16/ SI10/RxD1/ SDA10	P04/SCK10/ SCL10	P130	P20/ANI0/ AVREFP
4	P75/KR5/ INTP9/ SCK01/ SCL01	P76/KR6/ INTP10/ (RxD2)	P52/(INTP1)	P54/(INTP3)	P16/TI01/ TO01/INTP5/ TRDIOC0/ IVREF0 Note 1/ (SI00)/(RxD0)	P21/ANI1/ AVREFM	P22/ANI2/ ANO0 Note 1	P23/ANI3/ ANO1 Note 1
3	P70/KR0/ SCK21/ SCL21	P73/KR3/ SO01	P74/KR4/ INTP8/SI01/ SDA01	P17/TI02/TO02/ TRDIOAO/ TRDCLK/ IVCMP0 Note 1/ (SO00)/(TXD0)	P15/SCK20/ SCL20/ TRDIOB0/ (SDAA0)	P12/SO11/ TRDIOB1/ IVREF1 Note 1/ (INTP5)/ (TxDO_1) Note 2	P24/ANI4	P26/ANI6
2	P30/INTP3/ RTC1HZ/ SCK00/ SCL00/TRJIO0	P72/KR2/ SO21	P71/KR1/ SI21/SDA21	P06/(INTP11)/ (TRJIO0)	P14/RxD2/ SI20/SDA20/ TRDIOD0/ (SCLA0)	P11/SI11/ SDA11/ TRDIOC1/ (RxDO_1) Note 2	P25/ANI5	P27/ANI7
1	P05/(INTP10)	P50/INTP1/ SI00/RxD0/ TOOLRXD/ SDA00/ TRGIOA/ (TRJIO0)	P51/INTP2/ SO00/TxD0/ TOOLTxD/ TRGIOB	P55/ (PCLBUZ1)/ (SCK00)/ (INTP4)	P13/TxD2/ SO20/ TRDIOA1/ IVCMP1 Note 1	P10/SCK11/ SCL11/ TRDIOD1	P146	P147/ANI18/ VCOUT1 Note 1

Note 1. Mounted on the 96 KB or more code flash memory products.

Note 2. Mounted on the 384 KB or more code flash memory products.

Caution 1. Make EV_{SS0} pin the same potential as V_{ss} pin.

Caution 2. Make V_{DD} pin the potential that is higher than EV_{DD0} pin.


Caution 3. Connect the REGC pin to V_{ss} pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see **1.4 Pin Identification**.

Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD0} pins and connect the V_{ss} and EV_{SS0} pins to separate ground lines.

Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

- 100-pin plastic LQFP (14 × 20 mm, 0.65 mm pitch)



Note Mounted on the 384 KB or more code flash memory products.

Caution 1. Make EV_{ss0}, EV_{ss1} pins the same potential as V_{ss} pin.

Caution 2. Make V_{dd} pin the potential that is higher than EV_{dd0}, EV_{dd1} pins (EV_{dd0} = EV_{dd1}).


Caution 3. Connect the REGC pin to V_{ss} pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see **1.4 Pin Identification**.

Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{dd}, EV_{dd0} and EV_{dd1} pins and connect the V_{ss}, EV_{ss0} and EV_{ss1} pins to separate ground lines.

Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

1.5.4 40-pin products



Note Mounted on the 96 KB or more code flash memory products.

1.6 Outline of Functions

[30-pin, 32-pin, 36-pin, 40-pin products (code flash memory 16 KB to 64 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

Item	30-pin	32-pin	36-pin	40-pin
	R5F104Ax (x = A, C to E)	R5F104Bx (x = A, C to E)	R5F104Cx (x = A, C to E)	R5F104Ex (x = A, C to E)
Code flash memory (KB)	16 to 64	16 to 64	16 to 64	16 to 64
Data flash memory (KB)	4	4	4	4
RAM (KB)	2.5 to 5.5 Note	2.5 to 5.5 Note	2.5 to 5.5 Note	2.5 to 5.5 Note
Address space	1 MB			
Main system clock	High-speed system clock X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) mode: 1 to 20 MHz (V_{DD} = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (V_{DD} = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (V_{DD} = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (V_{DD} = 1.6 to 5.5 V)			
	High-speed on-chip oscillator clock (f_{IH}) HS (high-speed main) mode: 1 to 32 MHz (V_{DD} = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (V_{DD} = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (V_{DD} = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (V_{DD} = 1.6 to 5.5 V)			
Subsystem clock		—		XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz
Low-speed on-chip oscillator clock	15 kHz (TYP.): V_{DD} = 1.6 to 5.5 V			
General-purpose register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)			
Minimum instruction execution time	0.03125 µs (High-speed on-chip oscillator clock: f_{IH} = 32 MHz operation) 0.05 µs (High-speed system clock: f_{MX} = 20 MHz operation) — 30.5 µs (Subsystem clock: f_{SUB} = 32.768 kHz operation)			
Instruction set	<ul style="list-style-type: none"> • Data transfer (8/16 bits) • Adder and subtractor/logical operation (8/16 bits) • Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) • Multiplication and Accumulation (16 bits × 16 bits + 32 bits) • Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 			
I/O port	Total	26	28	32
	CMOS I/O	21	22	26
	CMOS input	3	3	3
	CMOS output	—	—	—
	N-ch open-drain I/O (6 V tolerance)	2	3	3
Timer	16-bit timer	8 channels (TAU: 4 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel)		
	Watchdog timer	1 channel		
	Real-time clock (RTC)	1 channel		
	12-bit interval timer	1 channel		
	Timer output	Timer outputs: 13 channels PWM outputs: 9 channels		
	RTC output	—		1 • 1 Hz (subsystem clock: f_{SUB} = 32.768 kHz)

(Note is listed on the next page.)

(2/2)

Item	30-pin	32-pin	36-pin	40-pin				
	R5F104Ax (x = A, C to E)	R5F104Bx (x = A, C to E)	R5F104Cx (x = A, C to E)	R5F104Ex (x = A, C to E)				
Clock output/buzzer output	2	2	2	2				
[30-pin, 32-pin, 36-pin products]								
• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f _{MAIN} = 20 MHz operation)								
[40-pin products]								
• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f _{MAIN} = 20 MHz operation)								
• 256 Hz, 512 Hz, 1,024 kHz, 2,048 kHz, 4,096 kHz, 8,192 kHz, 16,384 kHz, 32,768 kHz (Subsystem clock: f _{SUB} = 32.768 kHz operation)								
8/10-bit resolution A/D converter	8 channels	8 channels	8 channels	9 channels				
Serial interface	[30-pin, 32-pin products]							
• CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I ² C: 1 channel								
• CSI: 1 channel/UART: 1 channel/simplified I ² C: 1 channel								
• CSI: 1 channel/UART: 1 channel/simplified I ² C: 1 channel								
[36-pin, 40-pin products]								
• CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I ² C: 1 channel								
• CSI: 1 channel/UART: 1 channel/simplified I ² C: 1 channel								
• CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels								
I ² C bus	1 channel	1 channel	1 channel	1 channel				
Data transfer controller (DTC)	28 sources				29 sources			
Event link controller (ELC)	Event input: 19 Event trigger output: 7				Event input: 20 Event trigger output: 7			
Vectorized interrupt sources	Internal	24	24	24	24			
	External	6	6	6	7			
Key interrupt	—	—	—	—	4			
Reset	<ul style="list-style-type: none"> • Reset by RESET pin • Internal reset by watchdog timer • Internal reset by power-on-reset • Internal reset by voltage detector • Internal reset by illegal instruction execution <small>Note</small> • Internal reset by RAM parity error • Internal reset by illegal-memory access 							
Power-on-reset circuit	<ul style="list-style-type: none"> • Power-on-reset: 1.51 ±0.04 V (T_A = -40 to +85°C) 1.51 ±0.06 V (T_A = -40 to +105°C) • Power-down-reset: 1.50 ±0.04 V (T_A = -40 to +85°C) 1.50 ±0.06 V (T_A = -40 to +105°C) 							
Voltage detector	1.63 V to 4.06 V (14 stages)							
On-chip debug function	Provided							
Power supply voltage	V _{DD} = 1.6 to 5.5 V (T _A = -40 to +85°C) V _{DD} = 2.4 to 5.5 V (T _A = -40 to +105°C)							
Operating ambient temperature	T _A = -40 to +85°C (A: Consumer applications, D: Industrial applications), T _A = -40 to +105°C (G: Industrial applications)							

Note

The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

[48-pin, 64-pin products (code flash memory 384 KB to 512 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

Item	48-pin	64-pin	
	R5F104Gx (x = K, L)	R5F104Lx (x = K, L)	
Code flash memory (KB)	384 to 512	384 to 512	
Data flash memory (KB)	8	8	
RAM (KB)	32 to 48 Note	32 to 48 Note	
Address space	1 MB		
Main system clock	High-speed system clock High-speed on-chip oscillator clock (f_{IH})	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) mode: 1 to 20 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V) HS (high-speed main) mode: 1 to 32 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)	
Subsystem clock	XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz		
Low-speed on-chip oscillator clock	15 kHz (TYP.) : $V_{DD} = 1.6$ to 5.5 V		
General-purpose register	8 bits \times 32 registers (8 bits \times 8 registers \times 4 banks)		
Minimum instruction execution time	0.03125 μs (High-speed on-chip oscillator clock: $f_{IH} = 32\text{ MHz}$ operation) 0.05 μs (High-speed system clock: $f_{MX} = 20\text{ MHz}$ operation) 30.5 μs (Subsystem clock: $f_{SUB} = 32.768\text{ kHz}$ operation)		
Instruction set	<ul style="list-style-type: none"> • Data transfer (8/16 bits) • Adder and subtractor/logical operation (8/16 bits) • Multiplication (8 bits \times 8 bits, 16 bits \times 16 bits), Division (16 bits \div 16 bits, 32 bits \div 32 bits) • Multiplication and Accumulation (16 bits \times 16 bits + 32 bits) • Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 		
I/O port	Total	44	58
	CMOS I/O	34	48
	CMOS input	5	5
	CMOS output	1	1
	N-ch open-drain I/O (6 V tolerance)	4	4
Timer	16-bit timer	8 channels (TAU: 4 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel)	
	Watchdog timer	1 channel	
	Real-time clock (RTC)	1 channel	
	12-bit interval timer	1 channel	
	Timer output	Timer outputs: 14 channels PWM outputs: 9 channels	
	RTC output	1 • 1 Hz (subsystem clock: $f_{SUB} = 32.768\text{ kHz}$)	

(Note is listed on the next page.)

(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, Vss = EVSS0 = EVSS1 = 0 V) (5/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	ILIH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Vi = EVDD0			1	µA
	ILIH2	P20 to P27, P137, P150 to P156, RESET	Vi = VDD			1	µA
	ILIH3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	Vi = VDD	In input port or external clock input		1	µA
Input leakage current, low	ILIL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147		In resonator connection		10	µA
		P20 to P27, P137, P150 to P156, RESET	Vi = Vss			-1	µA
		P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	Vi = Vss	In input port or external clock input		-1	µA
On-chip pull-up resistance	Ru	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147		In resonator connection		-10	µA
			Vi = EVSS0, In input port	10	20	100	kΩ

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2.3.2 Supply current characteristics

(1) Flash ROM: 16 to 64 KB of 30- to 64-pin products


(TA = -40 to +85°C, 1.6 V ≤ EV_{D0} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{S0} = 0 V)

Parameter	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
Supply current Note 1	IDD1	Operating mode	HS (high-speed main mode Note 5	f _{HOCO} = 64 MHz, f _{IH} = 32 MHz Note 3	Basic operation	V _{DD} = 5.0 V		2.4		mA
						V _{DD} = 3.0 V		2.4		
		HS (high-speed main mode Note 5	f _{HOCO} = 32 MHz, f _{IH} = 32 MHz Note 3	Basic operation	V _{DD} = 5.0 V		2.1			mA
						V _{DD} = 3.0 V		2.1		
			f _{HOCO} = 64 MHz, f _{IH} = 32 MHz Note 3	Normal operation	V _{DD} = 5.0 V		5.1	8.7		
						V _{DD} = 3.0 V		5.1	8.7	
			f _{HOCO} = 32 MHz, f _{IH} = 32 MHz Note 3	Normal operation	V _{DD} = 5.0 V		4.8	8.1		
						V _{DD} = 3.0 V		4.8	8.1	
			f _{HOCO} = 48 MHz, f _{IH} = 24 MHz Note 3	Normal operation	V _{DD} = 5.0 V		4.0	6.9		
						V _{DD} = 3.0 V		4.0	6.9	
		f _{HOCO} = 24 MHz, f _{IH} = 24 MHz Note 3	Normal operation	V _{DD} = 5.0 V			3.8	6.3		
					V _{DD} = 3.0 V		3.8	6.3		
			f _{HOCO} = 16 MHz, f _{IH} = 16 MHz Note 3	Normal operation	V _{DD} = 5.0 V		2.8	4.6		
						V _{DD} = 3.0 V		2.8	4.6	
		LS (low-speed main mode Note 5	f _{HOCO} = 8 MHz, f _{IH} = 8 MHz Note 3	Normal operation	V _{DD} = 3.0 V		1.3	2.0		mA
						V _{DD} = 2.0 V		1.3	2.0	
		LV (low-voltage main mode Note 5	f _{HOCO} = 4 MHz, f _{IH} = 4 MHz Note 3	Normal operation	V _{DD} = 3.0 V		1.3	1.8		mA
						V _{DD} = 2.0 V		1.3	1.8	
		HS (high-speed main mode Note 5	f _{MX} = 20 MHz Note 2, V _{DD} = 5.0 V	Normal operation	Square wave input		3.3	5.3		mA
					Resonator connection		3.4	5.5		
			f _{MX} = 20 MHz Note 2, V _{DD} = 3.0 V	Normal operation	Square wave input		3.3	5.3		
					Resonator connection		3.4	5.5		
			f _{MX} = 10 MHz Note 2, V _{DD} = 5.0 V	Normal operation	Square wave input		2.0	3.1		
					Resonator connection		2.1	3.2		
			f _{MX} = 10 MHz Note 2, V _{DD} = 3.0 V	Normal operation	Square wave input		2.0	3.1		
					Resonator connection		2.1	3.2		
		LS (low-speed main mode Note 5	f _{MX} = 8 MHz Note 2, V _{DD} = 3.0 V	Normal operation	Square wave input		1.2	1.9		mA
					Resonator connection		1.2	2.0		
			f _{MX} = 8 MHz Note 2, V _{DD} = 2.0 V	Normal operation	Square wave input		1.2	1.9		
					Resonator connection		1.2	2.0		
		Subsystem clock operation	f _{SUB} = 32.768 kHz Note 4 TA = -40°C	Normal operation	Square wave input		4.7	6.1		μA
					Resonator connection		4.7	6.1		
			f _{SUB} = 32.768 kHz Note 4 TA = +25°C	Normal operation	Square wave input		4.7	6.1		
					Resonator connection		4.7	6.1		
			f _{SUB} = 32.768 kHz Note 4 TA = +50°C	Normal operation	Square wave input		4.8	6.7		
					Resonator connection		4.8	6.7		
			f _{SUB} = 32.768 kHz Note 4 TA = +70°C	Normal operation	Square wave input		4.8	7.5		
					Resonator connection		4.8	7.5		
			f _{SUB} = 32.768 kHz Note 4 TA = +85°C	Normal operation	Square wave input		5.4	8.9		
					Resonator connection		5.4	8.9		


(Notes and Remarks are listed on the next page.)

CSI mode serial transfer timing (during communication at same potential)

(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

**CSI mode serial transfer timing (during communication at same potential)**

(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)

**Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)**Remark 2.** m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +85°C, 1.8 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{VSS0} = EV_{VSS1} = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t _{KCY1}	t _{KCY1} ≥ 4/f _{CLK} 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ	300		1150		1150		ns
			500		1150		1150		ns
			1150		1150		1150		ns
SCKp high-level width	t _{Kh1}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ	t _{KCY1/2} - 75		t _{KCY1/2} - 75		t _{KCY1/2} - 75		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ	t _{KCY1/2} - 170		t _{KCY1/2} - 170		t _{KCY1/2} - 170		ns
		1.8 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V Note, C _b = 30 pF, R _b = 5.5 kΩ	t _{KCY1/2} - 458		t _{KCY1/2} - 458		t _{KCY1/2} - 458		ns
SCKp low-level width	t _{KL1}	4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ	t _{KCY1/2} - 12		t _{KCY1/2} - 50		t _{KCY1/2} - 50		ns
		2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ	t _{KCY1/2} - 18		t _{KCY1/2} - 50		t _{KCY1/2} - 50		ns
		1.8 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V Note, C _b = 30 pF, R _b = 5.5 kΩ	t _{KCY1/2} - 50		t _{KCY1/2} - 50		t _{KCY1/2} - 50		ns

Note Use it with EV_{DD0} ≥ V_b.

Caution Select the TTL input buffer for the S_{IP} pin and the N-ch open drain output (V_{DD} tolerance (for the 30- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the S_{OP} pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)

3.3 DC Characteristics

3.3.1 Pin characteristics

(TA = -40 to +105°C, 2.4 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, Vss = EVSS0 = EVSS1 = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high Note 1	IOH1	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	2.4 V ≤ EVDD0 ≤ 5.5 V			-3.0 Note 2	mA
		Total of P00 to P04, P40 to P47, P102, P120, P130, P140 to P145 (When duty ≤ 70% Note 3)	4.0 V ≤ EVDD0 ≤ 5.5 V			-30.0	mA
			2.7 V ≤ EVDD0 < 4.0 V			-10.0	mA
			2.4 V ≤ EVDD0 < 2.7 V			-5.0	mA
		Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147 (When duty ≤ 70% Note 3)	4.0 V ≤ EVDD0 ≤ 5.5 V			-30.0	mA
			2.7 V ≤ EVDD0 < 4.0 V			-19.0	mA
			2.4 V ≤ EVDD0 < 2.7 V			-10.0	mA
		Total of all pins (When duty ≤ 70% Note 3)	2.4 V ≤ EVDD0 ≤ 5.5 V			-60.0	mA
	IOH2	Per pin for P20 to P27, P150 to P156	2.4 V ≤ VDD ≤ 5.5 V			-0.1 Note 2	mA
		Total of all pins (When duty ≤ 70% Note 3)	2.4 V ≤ VDD ≤ 5.5 V			-1.5	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the EVDD0, EVDD1, VDD pins to an output pin.

Note 2. Do not exceed the total current value.

Note 3. Specification under conditions where the duty factor ≤ 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(IOH \times 0.7)/(n \times 0.01)$
 <Example> Where n = 80% and IOH = -10.0 mA
 $\text{Total output current of pins} = (-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7 \text{ mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(TA = -40 to +105°C, 2.4 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V) (5/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	ILIH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Vi = EVDD0			1	µA
	ILIH2	P20 to P27, P137, P150 to P156, RESET	Vi = VDD			1	µA
	ILIH3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	Vi = VDD	In input port or external clock input		1	µA
Input leakage current, low	ILIL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147		In resonator connection		10	µA
	ILIL2	P20 to P27, P137, P150 to P156, RESET	Vi = VSS			-1	µA
	ILIL3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	Vi = VSS	In input port or external clock input		-1	µA
On-chip pull-up resistance	Ru	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147		Vi = EVSS0, In input port	10	20	100

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

3.5.2 Serial interface IICA

(TA = -40 to +105°C, 2.4 V ≤ EV_{VDD0} = EV_{VDD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{VSS0} = EV_{VSS1} = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) mode				Unit	
			Standard mode		Fast mode			
			MIN.	MAX.	MIN.	MAX.		
SCLA0 clock frequency	f _{SCL}	Fast mode: f _{CCLK} ≥ 3.5 MHz	—	—	0	400	kHz	
		Standard mode: f _{CCLK} ≥ 1 MHz	0	100	—	—	kHz	
Setup time of restart condition	t _{SU: STA}		4.7		0.6		μs	
Hold time Note 1	t _{HD: STA}		4.0		0.6		μs	
Hold time when SCLA0 = "L"	t _{LOW}		4.7		1.3		μs	
Hold time when SCLA0 = "H"	t _{HIGH}		4.0		0.6		μs	
Data setup time (reception)	t _{SU: DAT}		250		100		ns	
Data hold time (transmission) Note 2	t _{HD: DAT}		0	3.45	0	0.9	μs	
Setup time of stop condition	t _{SU: STO}		4.0		0.6		μs	
Bus-free time	t _{BUF}		4.7		1.3		μs	

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of t_{HD: DAT} is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.


Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (I_{OH1}, I_{OL1}, V_{OH1}, V_{OL1}) must satisfy the values in the redirect destination.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C_b = 400 pF, R_b = 2.7 kΩ

Fast mode: C_b = 320 pF, R_b = 1.1 kΩ

IICA serial transfer timing



Remark n = 0, 1

- (3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V_{SS} (ADREFM = 0), target pin: ANI0 to ANI14, ANI16 to ANI20, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V, Reference voltage (+) = V_{DD}, Reference voltage (-) = V_{SS})

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES		8		10	bit
Overall error Note 1	AINL	10-bit resolution	2.4 V ≤ V _{DD} ≤ 5.5 V		1.2	±7.0 LSB
Conversion time	t _{CONV}	10-bit resolution Target pin: ANI0 to ANI14, ANI16 to ANI20	3.6 V ≤ V _{DD} ≤ 5.5 V	2.125		39 μs
			2.7 V ≤ V _{DD} ≤ 5.5 V	3.1875		39 μs
			2.4 V ≤ V _{DD} ≤ 5.5 V	17		39 μs
		10-bit resolution Target pin: internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	3.6 V ≤ V _{DD} ≤ 5.5 V	2.375		39 μs
			2.7 V ≤ V _{DD} ≤ 5.5 V	3.5625		39 μs
			2.4 V ≤ V _{DD} ≤ 5.5 V	17		39 μs
Zero-scale error Notes 1, 2	E _{ZS}	10-bit resolution	2.4 V ≤ V _{DD} ≤ 5.5 V			±0.60 %FSR
Full-scale error Notes 1, 2	E _{FS}	10-bit resolution	2.4 V ≤ V _{DD} ≤ 5.5 V			±0.60 %FSR
Integral linearity error Note 1	I _{LE}	10-bit resolution	2.4 V ≤ V _{DD} ≤ 5.5 V			±4.0 LSB
Differential linearity error Note 1	D _{LE}	10-bit resolution	2.4 V ≤ V _{DD} ≤ 5.5 V			±2.0 LSB
Analog input voltage	V _{AIN}	ANI0 to ANI14		0		V _{DD} V
		ANI16 to ANI20		0		EV _{DD0} V
		Internal reference voltage (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-speed main) mode)		V _{BGR} Note 3		V
		Temperature sensor output voltage (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-speed main) mode)		V _{TMP525} Note 3		V

Note 1. Excludes quantization error (±1/2 LSB).


Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

4.4 40-pin products

R5F104EAANA, R5F104ECANA, R5F104EDANA, R5F104EEANA, R5F104EFANA, R5F104EGANA,
 R5F104EHANA
 R5F104EADNA, R5F104ECDNA, R5F104EDDNA, R5F104EEDNA, R5F104EFDNA, R5F104EGDNA,
 R5F104EHDNA
 R5F104EAGNA, R5F104ECGNA, R5F104EDGNA, R5F104EEGNA, R5F104EFGNA, R5F104EGGNA,
 R5F104EHGNA


JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-HWQFN40-6x6-0.50	PWQN0040KC-A	P40K8-50-4B4-4	0.09



©2012 Renesas Electronics Corporation. All rights reserved.

R5F104MFAFA, R5F104MGAFA, R5F104MHAFA, R5F104MJFA
 R5F104MFDFA, R5F104MGDFA, R5F104MH DFA, R5F104MJDFA
 R5F104MFGFA, R5F104MGGFA, R5F104MHGFA, R5F104MJGFA
 R5F104MKAFA, R5F104MLAFA
 R5F104MKGFA, R5F104MLGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP80-14x14-0.65	PLQP0080JB-E	P80GC-65-UBT-2	0.69



Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	13.80	14.00	14.20
E	13.80	14.00	14.20
HD	17.00	17.20	17.40
HE	17.00	17.20	17.40
A	—	—	1.70
A1	0.05	0.125	0.20
A2	1.35	1.40	1.45
A3	—	0.25	—
bp	0.26	0.32	0.38
c	0.10	0.145	0.20
L	—	0.80	—
Lp	0.736	0.886	1.036
L1	1.40	1.60	1.80
θ	0°	3°	8°
e	—	0.65	—
x	—	—	0.13
y	—	—	0.10
ZD	—	0.825	—
ZE	—	0.825	—

© 2012 Renesas Electronics Corporation. All rights reserved.