

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-WFLGA
Supplier Device Package	64-FLGA (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104ldala-w0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin count	Package	Fields of Application Note	Ordering Part Number
) pins	80-pin plastic LFQFP	A	R5F104MFAFB#V0, R5F104MGAFB#V0, R5F104MHAFB#V0, R5F104MJAFB#V0
	$(12 \times 12 \text{ mm}, 0.5 \text{ mm pitch})$		R5F104MFAFB#X0, R5F104MGAFB#X0, R5F104MHAFB#X0, R5F104MJAFB#X0
			A         RSF104MFAFB#V0, RSF104MIGAFB#V0, RSF104MIAFB#V0, RSF104MIAFB#V0, RSF104MiAFB#30, RSF104MIAFB#30           RSF104MFAFB#30, RSF104MIAFB#30         RSF104MIAFB#30, RSF104MIAFB#30           RSF104MFAFB#30, RSF104MIAFB#50         RSF104MIAFB#30, RSF104MIAFB#30, RSF104MIAFB#V0, RSF104MIDFB#V0, RSF104MIDFB#V0, RSF104MIDFB#30, RSF104MIGFB#30, RSF104MIHDFB#30, RSF104MIDFB#30, RSF104MFDFB#30, RSF104MIGFB#30, RSF104MIHDFB#30, RSF104MIJGFB#30           G         RSF104MFGFB#30, RSF104MIGFB#30, RSF104MIHAFB#30, RSF104MIJGFB#30, RSF104MKGFB#30, RSF104MIGFB#30, RSF104MIHAFB#30, RSF104MIJGFB#30           A         RSF104MFGFB#30, RSF104MIAFB#30, RSF104MIHAFB#30, RSF104MIJGFB#30           RSF104MFGFB#30, RSF104MIGFB#30, RSF104MIHAFB#30, RSF104MIJGFB#30           RSF104MFGFB#30, RSF104MIGFB#30, RSF104MIHAFB#30, RSF104MIJGFB#30           RSF104MFGFB#30, RSF104MIAFA#30           RSF104MFGFB#30, RSF104MIAFA#30           RSF104MFGF#30, RSF104MIAFA#30           RSF104MFGF#30, RSF104MIAFA#30           RSF104MFGF#30, RSF104MIAFA#30           RSF104MFGF#30, RSF104MIGF#30, RSF104MIJGF#30           RSF104MFGF#30, RSF104MIGF#30, RSF104MIJGF#30           RSF104MFGF#30, RSF104MIGF#30, RSF104MIJGF#30, RSF104MIJGF#30           RSF104MFGF#30, RSF104MIGF#30, RSF104MIJGF#30, RSF104PIJAFB#30, RSF104PIJAFB
		A         RSF104MFAFE#V0, RSF104MGAFE#V0, RSF104MHAFE#V0, RSF104MLAFE#V0, RSF104MFAFE#30, RSF104MLAFE#30           RSF104MFAFE#30, RSF104MLAFE#30         RSF104MLAFE#30, RSF104MLAFE#30           D         RSF104MFAFE#30, RSF104MLAFE#30           C         RSF104MFAFE#30, RSF104MLAFE#30, RSF104MHDFB#V0, RSF104MJDFE#V0, RSF104MFDFE#V0, RSF104MGGFB#V0, RSF104MHDFB#V0, RSF104MJDFE#V0           C         RSF104MFGFE#V0, RSF104MGGFB#V0, RSF104MHAFE#V0, RSF104MJDFE#V0           RSF104MFGFB#V0, RSF104MLGFB#30, RSF104MHAFB#V0, RSF104MJDFE#V0         RSF104MGFB#V0, RSF104MLGFB#30           RSF104MFGFB#V0, RSF104MLGFB#30         RSF104MLGFB#30, RSF104MLGFB#30           RSF104MFGFB#X0, RSF104MLGFB#30         RSF104MLGFB#30, RSF104MLAFA#30           RSF104MFGFB#X0, RSF104MLAFA#30         RSF104MLAFA#30, RSF104MLAFA#30           RSF104MFGFA#X0, RSF104MLAFA#30         RSF104MLGFA#30, RSF104MLAFA#30           RSF104MFGFA#X0, RSF104MLGFA#X0, RSF104MHGFA#X0, RSF104MLDFA#X0         RSF104MLGFA#30, RSF104MLGFA#30           C         RSF104MFGFA#X0, RSF104MLGFA#30         RSF104MLGFA#30           RSF104MFGFA#X0, RSF104MLGFA#30         RSF104MLGFA#30           RSF104MFGFA#X0, RSF104MLGFA#30         RSF104MLGFA#30           RSF104MFGFA#X0, RSF104MGGF#X0, RSF104MHGFA#X0, RSF104PJAFB#X0         RSF104MFGF#X0, RSF104PLGF#X0, RSF104PJAFB#X0           C         RSF104MFGFA#X0, RSF104MLGFA#30         RSF104MFGF#X0, RSF104PLGF#X0, RSF104PJAFB#X0	
		D	A         RSF104MFAFB#V0, RSF104MGAFB#V0, RSF104MHAFB#V0, RSF104MJAFB#V0, RSF104MJAFB#X0, RSF104MLAFB#30           RSF104MLAFB#30, RSF104MLAFB#30         RSF104MLAFB#30, RSF104MLAFB#30           D         RSF104MFAFB#X0, RSF104MLAFB#50           D         RSF104MFAFB#X0, RSF104MLAFB#50           G         RSF104MFCFB#V0, RSF104MGDFB#V0, RSF104MHDFB#V0, RSF104MJDFB#V0 RSF104MFCFB#X0, RSF104MGGFB#X0, RSF104MHCFB#X0, RSF104MJDFB#V0 RSF104MFCFB#X0, RSF104MLCFB#30           RSF104MFCFB#X0, RSF104MLCFB#30         RSF104MLCFB#X0, RSF104MLCFB#30           RSF104MFCFB#X0, RSF104MLCFB#30         RSF104MLAFA#X0 RSF104MLAFA#X0, RSF104MLCFB#30           RSF104MFCFB#X0, RSF104MLCFB#30         RSF104MLAFA#X0 RSF104MLAFA#X0, RSF104MLCFB#30           D         RSF104MECFB#X0, RSF104MLCFB#30           RSF104MFCFB#X0, RSF104MLCFB#30         RSF104MLAFA#X0 RSF104MLAFA#X0, RSF104MCGFB#X0, RSF104MLDFA#X0, RSF104MJDFA#X0 RSF104MFCFB#X0, RSF104MCGFA#X0, RSF104MLDFA#X0, RSF104MJDFA#X0 RSF104MFCFB#X0, RSF104MCGFB#X0, RSF104MLGFA#X0, RSF104MJDFA#X0 RSF104MFCFB#X0, RSF104MCGFB#X0, RSF104MHCFA#X0, RSF104MJDFA#X0 RSF104MFCFB#X0, RSF104MCGFB#X0, RSF104MHCFA#X0, RSF104MJDFA#X0 RSF104MFCFB#X0, RSF104PCGFB#X0, RSF104MHCFA#X0, RSF104MJDFA#X0 RSF104MFCFB#X0, RSF104PCGFB#X0, RSF104MLGFA#X0 RSF104MFCFB#X0, RSF104PCGFB#X0, RSF104MHCFA#X0, RSF104PJAFB#X0 RSF104PFCFB#X0, RSF104PCGFB#X0, RSF104PHCFB#X0,
		A         RSF104MEAFB#V0, RSF104MEAFB#V0, RSF104MEAFB#V0, RSF104MLAFB#V0, RSF104PLAFB#V0, RSF104MLAFB#V0, RSF104PLAFB#V0, RSF104MLAFB#V0, RSF1	
	B-pm plastic LPGPP (12 × 12 mm, 0.5 mm ploh)         A         R8F104MFAFB4V0, R8F104MGAFB4V0, R8F104MGGB4V0, R8F104MGAFB4V0, R8F104MGAFB40, R8F104MGAFB440, R8F104MGAFB440, R8F104MGAFB40, R8F104MGAFB440, R8F10	R5F104MFGFB#V0, R5F104MGGFB#V0, R5F104MHGFB#V0, R5F104MJGFB#V0	
			R5F104MFGFB#X0, R5F104MGGFB#X0, R5F104MHGFB#X0, R5F104MJGFB#X0
			R5F104MKGFB#30, R5F104MLGFB#30
			R5F104MKGFB#X0, R5F104MLGFB#50
		A	R5F104MFAFA#V0, R5F104MGAFA#V0, R5F104MHAFA#V0, R5F104MJAFA#V0
	$(14 \times 14 \text{ mm}, 0.65 \text{ mm pitch})$		R5F104MFAFA#X0, R5F104MGAFA#X0, R5F104MHAFA#X0, R5F104MJAFA#X0
			R5F104MKAFA#30, R5F104MLAFA#30
			R5F104MKAFA#50, R5F104MLAFA#50
80 pms         80 pm plate: LPOPP (12 × 12 mm, 0.5 mm plich)         A         RSF104MFAFB4V0, RSF104MGAFB4V0, RSF104MHAFB4V0, R RSF104MFAFB4X0, RSF104MGAFB4X0, RSF104MHAFB4X0, R RSF104MFAFB4X0, RSF104MGAFB4X0, RSF104MHAFB4X0, R RSF104MFAFB4X0, RSF104MGAFB4X0, RSF104MHAFB4X0, R RSF104MFGFB4X0, RSF104MGCFB4X0, RSF104MHAFB4X0, R RSF104MFGFB4X0, RSF104MGCFB4X0, RSF104MHAFB4X0, R RSF104MFGFB4X0, RSF104MGCFB4X0, RSF104MHAFA4X0V, R RSF104MFGFB4X0, RSF104MGGFB4X0, RSF104MHAFA4X0V, R RSF104MFGFB4X0, RSF104MGGFB4X0, RSF104MHAFA4X0V, R RSF104MFGFB4X0, RSF104MGGFB4X0, RSF104MHAFA4X0V, R RSF104MFGFB4X0, RSF104MGGFB4X0, RSF104MHAFA4X0V, R RSF104MFGFB4X0, RSF104MGGFA4X0, RSF104MHAFA4X0V, R RSF104MFGFB4X0, RSF104MGGFA4X0, RSF104MHAFA4X0V, R RSF104MFGFA4X0, RSF104MGGFA4X0, RSF104MHAFA4X0V, R RSF104MFGFA4X0V, RSF104MGGFA4X0, RSF104MHAFA4X0V, RSF104MHAFA4X0V, R RSF104MFGFA4X0V, RSF104MGAFA4X0V, RSF104MHAFA4X0V, RSF104MHAFA4X0V, RSF RSF104MFGFA4X0V, RSF104MGAAX0V, RSF104MHAFA4X0V, RSF RSF104MFGFA4X0V, RSF104MGAAX0V, RSF104MHAFA4X0V, RSF RSF104MFGFA4X0V, RSF104MGAAX0V, RSF104MHAFA4X0V, RSF RSF104MFGFA4X0V, RSF104MGAAX0V, RSF104MHAFA4X0V, RSF RSF104MFGFA4X0V, RSF104MFGAAX0V, RSF104MHAFA4X0V, RSF RSF104MFGFA4X0V, RSF104MGAAX0V, R	R5F104MFDFA#V0. R5F104MGDFA#V0. R5F104MHDFA#V0. R5F104MJDFA#V0		
		G	
) pins		A	
	(14 $ imes$ 14 mm, 0.5 mm pitch)		R5F104PFAFB#X0, R5F104PGAFB#X0, R5F104PHAFB#X0, R5F104PJAFB#X0
			R5F104PKAFB#30, R5F104PLAFB#30
			R5F104PKAFB#50, R5F104PLAFB#50
		D	R5F104PFDFB#V0, R5F104PGDFB#V0, R5F104PHDFB#V0, R5F104PJDFB#V0
		G	
80-pin plastic LFQFP         //           (12 × 12 mm, 0.5 mm pitch)			
	100-pin plastic LQFP	A	
	(14 $\times$ 20 mm, 0.65 mm pitch)		
		D	
		G	
			R5F104PKGFA#30, R5F104PLGFA#30

Note Caution


For the fields of application, refer to Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14.

on The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

### RL78/G14

# 1.3.5 44-pin products

• 44-pin plastic LQFP (10 × 10 mm, 0.8 mm pitch)



Note Mounted on the 96 KB or more code flash memory products.


Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu\text{F}).$ 

- Remark 1. For pin identification, see 1.4 Pin Identification.
- **Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).



# 1.3.7 52-pin products

• 52-pin plastic LQFP (10 × 10 mm, 0.65 mm pitch)




**Note 1.** Mounted on the 96 KB or more code flash memory products.

#### Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 $\mu\text{F}).$

Remark 1. For pin identification, see 1.4 Pin Identification.

**Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

• 64-pin plastic FLGA (5 × 5 mm, 0.5 mm pitch)



	А	В	С	D	E	F	G	н	
8	EVDD0	EVsso	P121/X1	P122/X2/ EXCLK	P137/INTP0	P123/XT1	P124/XT2/ EXCLKS	P120/ANI19/ VCOUT0 Note 1	8
7	P60/SCLA0	Vdd	Vss	REGC	RESET	P01/TO00/ TRGCLKB/ TRJIO0	P00/TI00/ TRGCLKA/ (TRJO0)	P140/ PCLBUZ0/ INTP6	7
6	P61/SDAA0	P62/SSI00	P63	P40/TOOL0	P41/(TRJIO0)	P43/(INTP9)	P02/ANI17/ SO10/TxD1	P141/ PCLBUZ1/ INTP7	6
5	P77/KR7/ INTP11/(TXD2)	P31/TI03/ TO03/INTP4/ (PCLBUZ0)/ (TRJIO0)	P53/(INTP2)	P42/(INTP8)	P03/ANI16/ SI10/RxD1/ SDA10	P04/SCK10/ SCL10	P130	P20/ANI0/ AVrefp	5
4	P75/KR5/ INTP9/ SCK01/ SCL01	P76/KR6/ INTP10/ (RXD2)	P52/(INTP1)	P54/(INTP3)	P16/TI01/ TO01/INTP5/ TRDIOC0/ IVREF0 Note 1/ (SI00)/(RXD0)	P21/ANI1/ AVrefm	P22/ANI2/ ANO0 Note 1	P23/ANI3/ ANO1 <sup>Note 1</sup>	4
3	P70/KR0/ SCK21/ SCL21	P73/KR3/ SO01	P74/KR4/ INTP8/SI01/ SDA01	P17/TI02/TO02/ TRDIOA0/ TRDCLK/ IVCMP0 Note 1/ (SO00)/(TXD0)	P15/SCK20/ SCL20/ TRDIOB0/ (SDAA0)	P12/SO11/ TRDIOB1/ IVREF1 Note 1/ (INTP5)/ (TxD0_1) Note 2	P24/ANI4	P26/ANI6	3
2	P30/INTP3/ RTC1HZ/ SCK00/ SCL00/TRJO0	P72/KR2/ SO21	P71/KR1/ SI21/SDA21	P06/(INTP11)/ (TRJIO0)	P14/RxD2/ SI20/SDA20/ TRDIOD0/ (SCLA0)	P11/SI11/ SDA11/ TRDIOC1/ (RxD0_1) Note 2	P25/ANI5	P27/ANI7	2
1	P05/(INTP10)	P50/INTP1/ SI00/RxD0/ TOOLRxD/ SDA00/ TRGIOA/ (TRJO0)	P51/INTP2/ SO00/TxD0/ TOOLTxD/ TRGIOB	P55/ (PCLBUZ1)/ (SCK00)/ (INTP4)	P13/TxD2/ SO20/ TRDIOA1/ IVCMP1 Note 1	P10/SCK11/ SCL11/ TRDIOD1	P146	P147/ANI18/ VCOUT1 Note 1	1
	А	В	С	D	E	F	G	Н	

Note 1. Mounted on the 96 KB or more code flash memory products.

Note 2. Mounted on the 384 KB or more code flash memory products.

Caution 1. Make EVsso pin the same potential as VSS pin.

Caution 2. Make VDD pin the potential that is higher than EVDD0 pin.


Caution 3. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu\text{F}).$ 

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD0 pins and connect the Vss and EVss0 pins to separate ground lines.

**Remark 3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

# 1.5.9 80-pin products





10	$\langle \mathbf{n} \rangle$
12	121
14	~ /

					(2/2			
		30-pin	32-pin	36-pin	40-pin			
ľ	tem	R5F104Ax (x = A, C to E)	R5F104Bx (x = A, C to E)	R5F104Cx (x = A, C to E)	R5F104Ex (x = A, C to E)			
Clock output/buzzer	output	2	2	2	2			
		<ul> <li>[30-pin, 32-pin, 36-pin pro</li> <li>2.44 kHz, 4.88 kHz, 9.74 (Main system clock: fMAI [40-pin products]</li> <li>2.44 kHz, 4.88 kHz, 9.74 (Main system clock: fMAI</li> <li>256 Hz, 512 Hz, 1.024 k (Subsystem clock: fsubsystem clock: fsub</li></ul>	<ul> <li>δ kHz, 1.25 MHz, 2.5 MHz</li> <li>N = 20 MHz operation)</li> <li>δ kHz, 1.25 MHz, 2.5 MHz</li> <li>N = 20 MHz operation)</li> <li>KHz, 2.048 kHz, 4.096 kHz</li> </ul>		32.768 kHz			
8/10-bit resolution A	/D converter	8 channels	8 channels	8 channels	9 channels			
Serial interface		CSI: 1 channel/UART: 1     CSI: 1 channel/UART: 1     [36-pin, 40-pin products]	channel/simplified I <sup>2</sup> C: 1 channel/simplified I <sup>2</sup> C: 1 JART supporting LIN-bus) channel/simplified I <sup>2</sup> C: 1	channel : 1 channel/simplified I <sup>2</sup> C: channel				
	I <sup>2</sup> C bus	1 channel	1 channel	1 channel	1 channel			
Data transfer controller (DTC)		28 sources 29 sources						
Event link controller	(ELC)	Event input: 19 Event trigger output: 7						
Vectored interrupt	Internal	24	24	24	24			
sources	External	6	6	6	7			
Key interrupt				_	4			
Reset Power-on-reset circuit		<ul> <li>Reset by RESET pin</li> <li>Internal reset by watchdog timer</li> <li>Internal reset by power-on-reset</li> <li>Internal reset by voltage detector</li> <li>Internal reset by illegal instruction execution Note</li> <li>Internal reset by RAM parity error</li> <li>Internal reset by illegal-memory access</li> <li>Power-on-reset: 1.51 ±0.04 V (Ta = -40 to +85°C) 1.51 ±0.06 V (Ta = -40 to +105°C)</li> <li>Power-down-reset: 1.50 ±0.04 V (Ta = -40 to +85°C) 1.50 ±0.06 V (Ta = -40 to +105°C)</li> </ul>						
								Voltage detector
On-chip debug funct	lion	Provided						
Power supply voltag	e	V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> =	,					
Operating ambient t	emperature	T <sub>A</sub> = -40 to +85°C (A: Con T <sub>A</sub> = -40 to +105°C (G: Inc		dustrial applications),				

Note

The illegal instruction is generated when instruction code  $\ensuremath{\mathsf{FFH}}$  is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

[44-pin, 48-pin, 52-pin, 64-pin products (code flash memory 96 KB to 256 KB)]

# Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

	( , , ,				(1/2			
		44-pin	48-pin	52-pin	64-pin			
	Item	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx			
		(x = F to H, J)	(x = F to H, J)	(x = F to H, J)	(x = F to H, J)			
Code flash me	Dede flash memory (KB) ata flash memory (KB) AM (KB) ddress space ain system bock High-speed system clock High-speed on-chip oscillator clock (fiH) ubsystem clock we-speed on-chip oscillator clock eneral-purpose register inimum instruction execution time struction set Struction set D port Total CMOS input CMOS input CMOS output N-ch open-drain I/O (6 V tolerance)	96 to 256	96 to 256	96 to 256	96 to 256			
Data flash me	emory (KB)	8	8	8	8			
RAM (KB)		12 to 24 Note	12 to 24 Note	12 to 24 Note	12 to 24 Note			
Address space	e	1 MB						
•		X1 (crystal/ceramic) os HS (high-speed main) HS (high-speed main) LS (low-speed main) n LV (low-voltage main)	mode: 1 to 20 MHz (V mode: 1 to 16 MHz (V node: 1 to 8 MHz (V	/DD = 2.4 to 5.5 V), DD = 1.8 to 5.5 V),	CLK)			
	• •	HS (high-speed main) mode:       1 to 32 MHz (VDD = 2.7 to 5.5 V),         HS (high-speed main) mode:       1 to 16 MHz (VDD = 2.4 to 5.5 V),         LS (low-speed main) mode:       1 to 8 MHz (VDD = 1.8 to 5.5 V),         LV (low-voltage main) mode:       1 to 4 MHz (VDD = 1.6 to 5.5 V)						
Subsystem clo	ock	XT1 (crystal) oscillation	n, external subsystem o	clock input (EXCLKS) 32	2.768 kHz			
Low-speed on	n-chip oscillator clock	15 kHz (TYP.): VDD = 1	.6 to 5.5 V					
General-purpo	ose register	8 bits $\times$ 32 registers (8 bits $\times$ 8 registers $\times$ 4 banks)						
Minimum instr	ruction execution time	0.03125 $\mu$ s (High-speed on-chip oscillator clock: fi $\mu$ = 32 MHz operation)						
		0.05 $\mu$ s (High-speed system clock: f <sub>MX</sub> = 20 MHz operation)						
		30.5 µs (Subsystem clock: fsuB = 32.768 kHz operation)						
	ı	Multiplication and Act	/logical operation (8/16 < 8 bits, 16 bits × 16 bits cumulation (16 bits × 16	s), Division (16 bits ÷ 16				
I/O port	Total	40	44	48	58			
RAM (KB) Address space Main system clock Subsystem cloc Low-speed on-c General-purpos	CMOS I/O	31	34	38	48			
	CMOS input	5	5	5	5			
	CMOS output	—	1	1	1			
		4	4	4	4			
Timer	16-bit timer	8 channels (TAU: 4 channels, Time	er RJ: 1 channel, Timer	r RD: 2 channels, Timer	RG: 1 channel)			
	Watchdog timer	1 channel						
		1 channel						
		1 channel						
	12-bit interval timer	Timer outputs: 14 channels						

(Note is listed on the next page.)

[80-pin, 100-pin products (code flash memory 384 KB to 512 KB)]

# Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

			(1/2)			
		80-pin	100-pin			
	Item	R5F104Mx	R5F104Px			
		(x = K, L)	(x = K, L)			
Code flash me	emory (KB)	384 to 512	384 to 512			
Data flash me	mory (KB)	8 8 22 to 49 Note 22 to 49 Note				
RAM (KB)		32 to 48 Note 32 to 48 Note				
Address space	e	1 MB				
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK)HS (high-speed main) mode:1 to 20 MHz (VDD = 2.7 to 5.5 V),HS (high-speed main) mode:1 to 16 MHz (VDD = 2.4 to 5.5 V),LS (low-speed main) mode:1 to 8 MHz (VDD = 1.8 to 5.5 V),LV (low-voltage main) mode:1 to 4 MHz (VDD = 1.6 to 5.5 V)				
	High-speed on-chip oscillator clock (fiH)	HS (high-speed main) mode: 1 to 16 MHz (Vr LS (low-speed main) mode: 1 to 8 MHz (Vor	DD = 2.7 to 5.5 V), DD = 2.4 to 5.5 V), DD = 1.8 to 5.5 V), DD = 1.6 to 5.5 V)			
Subsystem clo	ock	LV (low-voltage main) mode:       1 to 4 MHz (VDD = 1.6 to 5.5 V)         XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz				
Low-speed on	-chip oscillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V				
General-purpo	ose register	8 bits $\times$ 32 registers (8 bits $\times$ 8 registers $\times$ 4 bar	nks)			
Minimum instr	uction execution time	0.03125 $\mu$ s (High-speed on-chip oscillator clock: fi $H$ = 32 MHz operation)				
		0.05 $\mu$ s (High-speed system clock: fMx = 20 MHz operation)				
		30.5 μs (Subsystem clock: fsuB = 32.768 kHz c	operation)			
Instruction set		<ul> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/logical operation (8/16 I</li> <li>Multiplication (8 bits × 8 bits, 16 bits × 16 bits)</li> <li>Multiplication and Accumulation (16 bits × 16</li> <li>Rotate, barrel shift, and bit manipulation (Set.</li> </ul>	, Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) bits + 32 bits)			
I/O port	Total	74	92			
	CMOS I/O	64	82			
	CMOS input	5	5			
	CMOS output	1	1			
	N-ch open-drain I/O (6 V tolerance)	4	4			
Timer	16-bit timer	12 channels (TAU: 8 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel)				
	Watchdog timer	1 channel				
	Real-time clock (RTC)	1 channel				
	12-bit interval timer	1 channel				
	Timer output	Timer outputs: 18 channels PWM outputs: 12 channels				
	RTC output	1 ● 1 Hz (subsystem clock: fs∪B = 32.768 kHz)				

Note

In the case of the 48 KB, this is about 47 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/G14 User's Manual).

Items	Symbol	Condit	ons		MIN.	TYP.	MAX.	Unit
Input leakage cur- rent, high	ILIH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	VI = EVDDO	)			1	μΑ
	ILIH2	P20 to P27, P137, P150 to P156, RESET	VI = VDD				1	μA
	Ілнз	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VDD	In input port or external clock input			1	μΑ
				In resonator con- nection			10	μA
Input leakage current, low	ILIL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	VI = EVSS0				-1	μΑ
	ILIL2	P20 to P27, P137, P150 to P156, RESET	VI = Vss			1 1 10 10 -1 -1 -1 -1 -10	μA	
	ILIL3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VSS	In input port or external clock input			-1	μA
				In resonator con- nection			-10	μA
On-chip pull-up resistance	Ru	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	VI = EVsso	, In input port	10	20	100	kΩ

(TA = -40 to +85°C, 1.6 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(5/5)

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
   Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 4.** When high-speed system clock and subsystem clock are stopped.
- **Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
  - HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$  to 32 MHz
    - 2.4 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 16 MHz
  - LS (low-speed main) mode:  $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ @1 MHz to 8 MHz
  - LV (low-voltage main) mode:  $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ @1 MHz to 4 MHz
- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- **Remark 3.** file: High-speed on-chip oscillator clock frequency (32 MHz max.)
- **Remark 4.** fsuB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C



Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply cur-	IDD2	HALT mode	HS (high-speed main)	fносо = 64 MHz,	VDD = 5.0 V		0.93	3.32	mA
rent Note 1	Note 2		mode Note 7	fiн = 32 MHz <sup>Note 4</sup>	VDD = 3.0 V		0.93	3.32	
				fносо = 32 MHz,	VDD = 5.0 V		0.5	2.63	1
				fiн = 32 MHz <sup>Note 4</sup>	VDD = 3.0 V		0.5	2.63	1
		IDD2 Note 2         HALT mode         HS (high-speed main) mode Note 7         frecco = 64 MHz, fiH = 32 MHz Note 4         VDD = 5.0 V         0.93           Hoco = 32 MHz, fiH = 32 MHz Note 4         VDD = 5.0 V         0.5           Mode Note 7         fiH = 32 MHz, fiH = 24 MHz Note 4         VDD = 5.0 V         0.5           Hoco = 48 MHz, fiH = 24 MHz Note 4         VDD = 5.0 V         0.72           Mode Note 7         fiH = 24 MHz Note 4         VDD = 5.0 V         0.72           Hoco = 24 MHz, fiH = 24 MHz Note 4         VDD = 5.0 V         0.42           Mode Note 7         fiH = 16 MHz, fiH = 16 MHz, fiH = 16 MHz, fiH = 8 MHz Note 4         VDD = 5.0 V         0.42           VDD = 3.0 V         0.39         0.0         0.39         0.0         0.39           LS (low-speed main) mode Note 7         fiH coc = 4 MHz, fiH = 4 MHz Note 4         VDD = 3.0 V         0.39           LV (low-voltage main) mode Note 7         fiH = 20 MHz Note 3, fiH = 20 MHz Note 3, VDD = 2.0 V         VDD = 2.0 V         450           HS (high-speed main) mode Note 7         fix = 20 MHz Note 3, VDD = 5.0 V         Square wave input         0.31           Mode Note 7         fix = 10 MHz Note 3, VDD = 3.0 V         Square wave input         0.21           Mode Note 7         fix = 10 MHz Note 3, VDD = 3.0 V         Square wave input         0	2.60	1					
				fiH = 24 MHz Note 4	VDD = 3.0 V		0.72	2.60	1
				fносо = 24 MHz,	VDD = 5.0 V		0.42	2.03	1
				fiн = 24 MHz Note 4	VDD = 3.0 V		0.42	2.03	1
				fносо = 16 MHz,	VDD = 5.0 V		0.39	1.50	
				fiн = 16 MHz <sup>Note 4</sup>	VDD = 3.0 V		0.39	1.50	1
			LS (low-speed main)	fносо = 8 MHz,	VDD = 3.0 V		270	800	μA
			mode Note 7	fiH = 8 MHz Note 4	VDD = 2.0 V		270	800	1
			LV (low-voltage main)	fносо = 4 MHz,	VDD = 3.0 V		450	755	μA
			mode Note 7	fiH = 4 MHz Note 4	VDD = 2.0 V		450	755	1
			HS (high-speed main)	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.31	1.69	mA
			mode Note 7	VDD = 5.0 V	Resonator connection		0.41	1.91	1
				f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.31	1.69	1
				VDD = 3.0 V	Resonator connection		0.41	1.91	1
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,	Square wave input		0.21	0.94	1
				VDD = 5.0 V	Resonator connection		0.26	1.02	1
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,	Square wave input		0.21	0.94	1
				VDD = 3.0 V	Resonator connection		0.26	1.02	1
			LS (low-speed main)	f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> ,	Square wave input		110	610	μA
			mode Note 7	VDD = 3.0 V	Resonator connection		150	660	1
				f <sub>MX</sub> = 8 MHz Note 3,	Square wave input		110	610	1
				VDD = 2.0 V	Resonator connection		150	660	1
			Subsystem clock oper-	fsub = 32.768 kHz Note 5,	Square wave input		0.31		μA
			ation	TA = -40°C	Resonator connection		0.50		1
				fsub = 32.768 kHz Note 5,	Square wave input		0.38	0.76	1
				TA = +25°C	Resonator connection		0.57	0.95	1
				fsue = 32.768 kHz Note 5,	Square wave input		0.47	3.59	1
				TA = +50°C	Resonator connection		0.70	3.78	1
				fsub = 32.768 kHz Note 5,	Square wave input		0.80	6.20	1
				TA = +70°C	Resonator connection		1.00	6.39	1
				fsub = 32.768 kHz Note 5,	Square wave input		1.65	10.56	1
				TA = +85°C	Resonator connection		1.84	10.75	1
	IDD3	STOP mode	TA = -40°C				0.19		μA
	Note 6	Note 8	TA = +25°C				0.30	0.59	1
			T <sub>A</sub> = +50°C				0.41	3.42	1
			TA = +70°C				0.80	6.03	1
			TA = +85°C				1.53	10.39	1


# (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products

(Notes and Remarks are listed on the next page.)

#### 2.7 **RAM Data Retention Characteristics**

(TA = -40 to +85°C, Vss = 0V)									
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit			
Data retention supply voltage	VDDDR		1.46 Note		5.5	V			

The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset Note is effected, but RAM data is not retained when a POR reset is effected.



#### 2.8 **Flash Memory Programming Characteristics**

(T <sub>A</sub> = -40 to +85°C,	$1.8 V \leq V DD \leq 5.5$	V. Vss = 0 V
(17 - 40.0000)		1, 100 - 01

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fclk	$1.8 \text{ V} \le \text{V}\text{DD} \le 5.5 \text{ V}$	1		32	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years TA = 85°C	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 1 year TA = 25°C		1,000,000		
		Retained for 5 years TA = 85°C	100,000			
		Retained for 20 years TA = 85°C	10,000			

Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

Note 2. When using flash memory programmer and Renesas Electronics self-programming library

Note 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

#### 2.9 **Dedicated Flash Memory Programmer Communication (UART)**

### (TA = -40 to +85°C, 1.8 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps



Items	Symbol	Conditions	6	MIN.	TYP.	MAX.	Unit
Input voltage, high	ViH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Normal input buffer	0.8 EVDD0		EVDD0	V
	VIH2	P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55,	TTL input buffer $4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$	2.2		EVDD0	V
		P80, P81, P142, P143	TTL input buffer 3.3 V $\leq$ EV <sub>DD0</sub> < 4.0 V	2.0		EVDD0	V
			TTL input buffer 2.4 V ≤ EV <sub>DD0</sub> < 3.3 V	1.5		EVDD0	V
	Vінз	P20 to P27, P150 to P156		0.7 Vdd		Vdd	V
	VIH4	P60 to P63	0.7 EVDD0		6.0	V	
	VIH5	P121 to P124, P137, EXCLK, EXCLKS, RESET		0.8 Vdd		Vdd	V
Input voltage, low	VIL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Normal input buffer	0		0.2 EVDD0	V
	VIL2	P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55,	TTL input buffer 4.0 V $\leq$ EVDD0 $\leq$ 5.5 V	0		0.8	V
		P80, P81, P142, P143	TTL input buffer $3.3 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	0		0.5	V
			TTL input buffer $2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V}$	0		0.32	V
	VIL3	P20 to P27, P150 to P156	L.	0		0.3 Vdd	V
	VIL4	P60 to P63		0		0.3 EVDD0	V
	VIL5	P121 to P124, P137, EXCLK, EX	CLKS, RESET	0		0.2 VDD	V

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

(3/5)

The maximum value of VIH of pins P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 is EVDD0, even in the N-ch open-drain mode.

Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins. Remark

Caution



#### RL78/G14

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 3.** When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.

Note 5.Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.<br/>HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz}$  to 32 MHz


 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$  to 16 MHz

Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)


- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fill: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C




## UART mode connection diagram (during communication at different potential)



#### UART mode bit width (during communication at different potential) (reference)





**Remark 1.** Rb[Ω]: Communication line (TxDq) pull-up resistance,

Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

**Remark 4.** UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.



## (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	Conditions	HS (high-spe	Unit	
			MIN.	MAX.	
SIp setup time (to SCKp↓) <sup>Note</sup>	tsiкı		88		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	88		ns
		$\label{eq:2.4} \begin{split} & 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V, \\ & C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	220		ns
SIp hold time (from SCKp↓) <sup>Note</sup>	tksi1		38		ns
		$\begin{split} & 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ & 2.3 \ V \leq V_b \leq 2.7 \ V, \\ & C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	38		ns
		$\label{eq:VDD0} \begin{split} & 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V, \\ & C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	38		ns
Delay time from SCKp↑ to SOp output <sup>Note</sup>	tkso1			50	ns
		$\begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$		50	ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$		50	ns

Note When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

(Remarks are listed on the next page.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

# 3.6.4 Comparator

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage range	lvref			0		EVDD0 - 1.4	V
	lvcmp			-0.3		EVDD0 + 0.3	V
Output delay	td	V <sub>DD</sub> = 3.0 V Input slew rate > 50 mV/µs	Comparator high-speed mode, standard mode			1.2	μs
			Comparator high-speed mode, window mode			2.0	μs
		Comparator low-speed mode, standard mode		3.0	5.0	μs	
High-electric-potential reference voltage	VTW+	Comparator high-speed mode, window mode			0.76 VDD		V
Low-electric-potential ref- erence voltage	VTW-	Comparator high-speed mode, window mode			0.24 VDD		V
Operation stabilization wait time	tсмр			100			μs
Internal reference voltage Note	VBGR	$2.4~V \leq V_{DD} \leq 5.5~V,~HS$ (high-speed main) mode		1.38	1.45	1.50	V

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

Note Not usable in sub-clock operation or STOP mode.


# 3.6.5 POR circuit characteristics

### (TA = -40 to +105°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power on/down reset threshold	VPOR	Voltage threshold on VDD rising	1.45	1.51	1.57	V
	VPDR	Voltage threshold on VDD falling Note 1	1.44	1.50	1.56	V
Minimum pulse width Note 2	TPW		300			μs

**Note 1.** However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 3.4 AC Characteristics.

**Note 2.** Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).







# 4. PACKAGE DRAWINGS


# 4.1 30-pin products

R5F104AAASP, R5F104ACASP, R5F104ADASP, R5F104AEASP, R5F104AFASP, R5F104AGASP R5F104AADSP, R5F104ACDSP, R5F104ADDSP, R5F104AEDSP, R5F104AFDSP, R5F104AGDSP R5F104AAGSP, R5F104ACGSP, R5F104ADGSP, R5F104AEGSP, R5F104AFGSP, R5F104AGGSP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP30-0300-0.65	PLSP0030JB-B	S30MC-65-5A4-3	0.18








#### NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.



·κ

Α 9.85±0.15 в 0.45 MAX С 0.65 (T.P.)  $0.24_{-0.07}^{+0.08}$ D F 0.1±0.05 F 1.3±0.1 G 1.2 8.1±0.2 Н 6.1±0.2 I 1.0±0.2 J 0.17±0.03 κ L 0.5 0.13 Μ Ν 0.10 Р 3°+5° 0.25 т 0.6±0.15 U

©2012 Renesas Electronics Corporation. All rights reserved.



**REVISION HISTORY** 

# RL78/G14 Datasheet

Rev.	Date		Description
Rev.	Date	Page	Summary
0.01	Feb 10, 2011	—	First Edition issued
0.02	May 01, 2011	1 to 2	1.1 Features revised
		3	1.2 Ordering Information revised
		4 to 13	1.3 Pin Configuration (Top View) revised
		14	1.4 Pin Identification revised
		15 to 17	1.5.1 30-pin products to 1.5.3 36-pin products revised
		23 to 26	1.6 Outline of Functions revised
0.03	Jul 28, 2011	1	1.1 Features revised
1.00	Feb 21, 2012	1 to 40	1. OUTLINE revised
		41 to 97	2. ELECTRICAL SPECIFICATIONS added
2.00	Oct 25, 2013	1	Modification of 1.1 Features
		3 to 8	Modification of 1.2 Ordering Information
		9 to 22	Modification of package type in 1.3 Pin Configuration (Top View)
		34 to 43	Modification of description of subsystem clock in 1.6 Outline of Functions
		34 to 43	Modification of description of timer output in 1.6 Outline of Functions
		34 to 43	Modification of error of data transfer controller in 1.6 Outline of Functions
		34 to 43	Modification of error of event link controller in 1.6 Outline of Functions
		45, 46	Modification of description of Tables in 2.1 Absolute Maximum Ratings
		47	Modification of Tables, notes, cautions, and remarks in 2.2 Oscillator Characteristics
		48	Modification of error of conditions of high level input voltage in 2.3.1 Pin characteristics
		49	Modification of error of conditions of low level output voltage in 2.3.1 Pin characteristics
		53 to 62	Modification of Notes and Remarks in 2.3.2 Supply current characteristics
		65, 66	Addition of Minimum Instruction Execution Time during Main System Clock Operation
		67 to 69	Addition of AC Timing Test Points
		70 to 97	Addition of LS mode and LV mode characteristics in 2.5.1 Serial array unit
		98 to 101	Addition of LS mode and LV mode characteristics in 2.5.2 Serial interface IICA
		102 to 105	Addition of characteristics about conversion of internal reference voltage and temperature sensor in 2.6.1 A/D converter characteristics
		107	Addition of characteristic in 2.6.4 Comparator
		107	Deletion of detection delay in 2.6.5 POR circuit characteristics
		109	Modification of 2.6.7 Power supply voltage rising slope characteristics
		110	Modification of 2.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics
		110	Addition of characteristic in 2.8 Flash Memory Programming Characteristics
		111	Addition of description in 2.10 Timing for Switching Flash Memory Programming Modes

#### Notice 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits software or information 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product. 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc. Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics. 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, lease evaluate the safety of the final products or systems manufactured by you 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations. 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics

products.

#### 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information.

# RENESAS

#### SALES OFFICES

# Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004 **Renesas Electronics Europe Limited** Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +88-10-8235-1155, Fax: +88-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tei: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited Non-sease Lectronics nong round Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +55-631-30200, Fax: +65-6213-0300 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207. Block B. Menara Amcorp. Amco Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141