

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Ξ·ΧΕΙ

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104lddfb-50


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.3 Pin Configuration (Top View)

# 1.3.1 30-pin products

• 30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)




Note Mounted on the 96 KB or more code flash memory products.

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu\text{F}\text{)}.$ 

- Remark 1. For pin identification, see 1.4 Pin Identification.
- **Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).




# 1.5.6 48-pin products



**Note** Mounted on the 96 KB or more code flash memory products.



# 1.5.10 100-pin products





Note	The flash library uses RAM in self-programming and rewriting of the data flash memory.
	The target products and start address of the RAM areas used by the flash library are shown below.
	R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H
	For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family
	(R20UT2944).



Note	The flash library uses RAM in self-programming and rewriting of the data flash memory.
	The target products and start address of the RAM areas used by the flash library are shown below.
	R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H
	For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family
	(R20UT2944).



## (1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

(TA = -40 to +85°C	, 1.6 V $\leq$ EVDD0 $\leq$	VDD $\leq$ 5.5 V, Vss =	= EVsso = 0 V)(2/2)
--------------------	-----------------------------	-------------------------	---------------------

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply current Note 1	IDD2	HALT mode	HS (high-speed main)	fносо = 64 MHz,	VDD = 5.0 V		0.80	3.09	mA
	Note 2		mode Note 7	fiH = 32 MHz Note 4	VDD = 3.0 V		0.80	3.09	1
				fносо = 32 MHz,	VDD = 5.0 V		0.49	2.40	1
				fiH = 32 MHz Note 4	VDD = 3.0 V		0.49	2.40	1
				fносо = 48 MHz,	VDD = 5.0 V		0.62	2.40	1
				fiH = 24 MHz Note 4	VDD = 3.0 V		0.62	2.40	1
				fносо = 24 MHz,	VDD = 5.0 V		0.4	1.83	
				fiн = 24 MHz Note 4	VDD = 3.0 V		0.4	1.83	1
				fносо = 16 MHz,	VDD = 5.0 V		0.37	1.38	1
				fiн = 16 MHz Note 4	VDD = 3.0 V		0.37	1.38	1
			LS (low-speed main)	fносо = 8 MHz,	VDD = 3.0 V		260	710	μΑ
			mode Note 7	fiH = 8 MHz Note 4	VDD = 2.0 V		260	710	1
			LV (low-voltage main)	fносо = 4 MHz,	VDD = 3.0 V		420	700	μΑ
			mode Note 7	fiH = 4 MHz Note 4	VDD = 2.0 V		420	700	
			HS (high-speed main)	fmx = 20 MHz Note 3,	Square wave input		0.28	1.55	mA
			mode Note 7	VDD = 5.0 V	Resonator connection		0.40	1.74	
				f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 3.0 V	Square wave input		0.28	1.55	-
					Resonator connection		0.40	1.74	
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 5.0 V	Square wave input		0.19	0.86	
					Resonator connection		0.25	0.93	
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 3.0 V	Square wave input		0.19	0.86	
					Resonator connection		0.25	0.93	
			LS (low-speed main) mode Note 7	f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 3.0 V	Square wave input		95	550	μΑ
					Resonator connection		140	590	
				f <sub>MX</sub> = 8 MHz Note 3,	Square wave input		95	550	
				VDD = 2.0 V	Resonator connection		140	590	
			Subsystem clock	fsue = 32.768 kHz Note 5,	Square wave input		0.25	0.57	μΑ
			operation	$T_A = -40^{\circ}C$	Resonator connection		0.44	0.76	
				fsue = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		0.30	0.57	
				TA = +25°C	Resonator connection		0.49	0.76	
				fsue = 32.768 kHz Note 5,	Square wave input		0.36	1.17	
				TA = +50°C	Resonator connection		0.59	1.36	
				fsub = 32.768 kHz Note 5,	Square wave input		0.49	1.97	
				TA = +70°C	Resonator connection		0.72	2.16	-
				fsub = 32.768 kHz Note 5,	Square wave input		0.97	3.37	
				TA = +85°C	Resonator connection		1.16	3.56	
	IDD3	STOP mode	TA = -40°C				0.18	0.51	μΑ
	Note 6	Note 8	TA = +25°C				0.24	0.51	
			TA = +50°C				0.29	1.10	
			TA = +70°C				0.41	1.90	
			TA = +85°C				0.90	3.30	

(Notes and Remarks are listed on the next page.)



- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
   Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 4.** When high-speed system clock and subsystem clock are stopped.
- **Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
  - HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$  to 32 MHz
    - 2.4 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 16 MHz
  - LS (low-speed main) mode:  $1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ @1 MHz to 8 MHz
  - LV (low-voltage main) mode:  $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ @1 MHz to 4 MHz
- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- **Remark 3.** file: High-speed on-chip oscillator clock frequency (32 MHz max.)
- **Remark 4.** fsuB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C



# 2.5 Peripheral Functions Characteristics

AC Timing Test Points



# 2.5.1 Serial array unit

## (1) During communication at same potential (UART mode)

### (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	、 <b>U</b>	n-speed main) Mode	`	-speed main) Mode		oltage main) <i>I</i> ode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		$2.4~V \le EV \text{DD0} \le 5.5~V$		fMCK/6 Note 2		fмск/6		fмск/6	bps
Note 1		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		fмск/6 Note 2		fмск/6		fмск/6	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		1.7 V ≤ EVDD0 ≤ 5.5 V		fMCK/6 Note 2		fMCK/6 Note 2		fмск/6	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		5.3		1.3		0.6	Mbps
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		—		fMCK/6 Note 2		fмск/6	bps
		Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		_		1.3		0.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. The following conditions are required for low voltage interface when EVDD0 < VDD.

- 2.4 V ≤ EVDD0 < 2.7 V: MAX. 2.6 Mbps
- $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.4 \text{ V}$ : MAX. 1.3 Mbps

 $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V}$ : MAX. 0.6 Mbps

**Note 3.** The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:

 HS (high-speed main) mode:
  $32 \text{ MHz} (2.7 \text{ V} \le \text{VDD} \le 5.5 \text{ V})$  

 16 MHz (2.4 V \le \text{VDD} \le 5.5 \text{ V})

 LS (low-speed main) mode:
  $8 \text{ MHz} (1.8 \text{ V} \le \text{VDD} \le 5.5 \text{ V})$  

 LV (low-voltage main) mode:
  $4 \text{ MHz} (1.6 \text{ V} \le \text{VDD} \le 5.5 \text{ V})$ 

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).



Parameter	Parameter Symbol Conditions		ditions	HS (high-spee mode	d main)	LS (low-speed main) mode		LV (low-voltage main) mode		Unit					
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.						
SCKp cycle	<b>t</b> КСҮ2	$4.0~V \leq EV_{DD0} \leq 5.5~V$	20 MHz < fмск	8/fмск		_		—		ns					
time Note 5			fмск ≤ 20 MHz	6/fмск		6/fмск		6/fмск		ns					
		$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	16 MHz < fмск	8/fмск		_		—		ns					
			fмск ≤ 16 MHz	6/fмск		6/fмск		6/fмск		ns					
		$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		6/fмск and 500		6/fмск and 500		6/fмск and 500		ns					
		$1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		6/fмск and 750		6/fмск and 750		6/fмск and 750		ns					
		$1.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		6/fмск and 1500		6/fмск and 1500		6/fмск and 1500		ns					
		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$	_		6/fмск and 1500		6/fмск and 1500		ns						
SCKp high-/	tкн2,	$4.0~\text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5~\text{V}$		tксү2/2 - 7		tксү2/2 - 7		tксү2/2 - 7		ns					
low-level width	tĸ∟2	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		tксү2/2 - 8		tkcy2/2 - 8		tkcy2/2 - 8		ns					
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		tксү2/2 - 18		tксү2/2 - 18		tксү2/2 - 18		ns					
		$1.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		tксү2/2 - 66		tkcy2/2 - 66		tксү2/2 - 66		ns					
		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$	—		tkcy2/2 - 66		tксү2/2 - 66		ns						
SIp setup time	tsik2	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns						
(to SCKp↑) Note 1		$1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		1/fмск + 30		1/fмск + 30		1/fмск + 30		ns					
		$1.7~V \le EV_{DD0} \le 5.5~V$		1/fмск + 40		1/fмск + 40		1/fмск + 40		ns					
		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		—		1/fмск + 40		1/fмск + 40		ns					
SIp hold time	tksi2	$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns					
(from SCKp↑) Note 2	СКр↑) 1.	$1.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		1/fмск + 250		1/fмск + 250		1/fмск + 250		ns					
		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		—		1/fмск + 250		1/fмск + 250		ns					
Delay time from SCKp↓ to	tkso2	C = 30 pF Note 4	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		2/fмск + 44		2/fмск + 110		2/fмск + 110	ns					
SOp output Note 3			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		2/fмск + 75		2/fмск + 110		2/fмск + 110	ns					
								$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		2/fмск + 100		2/fмск + 110		2/fмск + 110	ns
							$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		2/fмск + 220		2/fмск + 220		2/fмск + 220	ns	
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		—		2/fмск + 220		2/fмск + 220	ns					

# (4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 4.** C is the load capacitance of the SOp output lines.

**Note 5.** The maximum transfer rate when using the SNOOZE mode is 1 Mbps.

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

# (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

## (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

(2/2)

Parameter	Symbol	Conditions			-speed main) node	•	-speed main) mode	•	oltage main) node	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		transmission	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V \end{array}$		Note 1		Note 1		Note 1	bps
			Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 1.4 kΩ, $V_b$ = 2.7 V		2.8 Note 2		2.8 Note 2		2.8 Note 2	Mbps
		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}$		Note 3		Note 3		Note 3	bps	
			Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 2.7 kΩ, $V_b$ = 2.3 V		1.2 Note 4		1.2 Note 4		1.2 Note 4	Mbps
			$\begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \end{array}$		Notes 5, 6		Notes 5, 6		Notes 5, 6	bps
			Theoretical value of the maximum transfer rate $C_b$ = 50 pF, $R_b$ = 5.5 kΩ, $V_b$ = 1.6 V		0.43 Note 7		0.43 Note 7		0.43 Note 7	Mbps

Note 1. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when  $4.0 \text{ V} \le \text{EV}\text{DD0} \le 5.5 \text{ V}$  and  $2.7 \text{ V} \le \text{Vb} \le 4.0 \text{ V}$ 

1

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{|\text{Transfer rate} \times 2|} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{|V_b|})\}}{(\frac{1}{|\text{Transfer rate}|}) \times \text{Number of transferred bits}}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides

Note 2.This value as an example is calculated when the conditions described in the "Conditions" column are met.Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.

**Note 3.** The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V  $\leq$  EVDD0 < 4.0 V and 2.3 V  $\leq$  Vb  $\leq$  2.7 V

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides



#### RL78/G14

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 3.** When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.

Note 5.Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.<br/>HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz}$  to 32 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$  to 16 MHz

Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fill: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C



#### RL78/G14

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 3.** When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.

Note 5.Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.<br/>HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz}$  to 32 MHz


 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$  to 16 MHz

Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)


- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fill: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C




AC Timing Test Points




External System Clock Timing



TI/TO Timing







## (4) During communication at same potential (simplified I<sup>2</sup>C mode)

(TA = -40 to +105°C, 2.4 V $\leq$ EV	$IDD0 = EVDD1 \le VD$	$D \leq 5.5 V$ , VSS = EVSS0 = E	EVss1 = 0 V)

Parameter	Symbol	Conditions	HS (high-speed	main) mode	Unit
			MIN.	MAX.	
SCLr clock frequency	fsc∟	$\begin{array}{l} 2.7 \ \text{V} \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$		400 Note 1	kHz
		$\begin{array}{l} 2.4 \ \text{V} \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 100 \ \text{pF}, \ \text{R}_{\text{b}} = 3 \ \text{k}\Omega \end{array}$		100 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$\begin{array}{l} 2.7 \ \text{V} \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	1200		ns
		$\begin{array}{l} 2.4V \leq EV_{DD0} \leq 5.5 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 3 \; k\Omega \end{array}$	4600		ns
Hold time when SCLr = "H"	tніgн	$\begin{array}{l} 2.7 \ \text{V} \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	1200		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ Cb = 100 pF, Rb = 3 k $\Omega$	4600		ns
Data setup time (reception)	tsu: dat	$\begin{array}{l} 2.7 \ \text{V} \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	1/fMCK + 220 Note 2		ns
		$\begin{array}{l} 2.4V \leq EV_{DD0} \leq 5.5 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 3 \; k\Omega \end{array}$	1/fMCK + 580 Note 2		ns
Data hold time (transmission)	thd: dat	$\begin{array}{l} 2.7 \ \text{V} \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \text{C}_{\text{b}} = 50 \ \text{pF}, \ \text{R}_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	0	770	ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ C_{b} \texttt{=} 100 \ pF, \ R_{b} \texttt{=} 3 \ k\Omega \end{array}$	0	1420	ns

**Note 1.** The value must also be equal to or less than fMCK/4.


**Note 2.** Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).


(**Remarks** are listed on the next page.)




## UART mode connection diagram (during communication at different potential)



#### UART mode bit width (during communication at different potential) (reference)





**Remark 1.** Rb[Ω]: Communication line (TxDq) pull-up resistance,

Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

**Remark 4.** UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.



# (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	Conditions	HS (high-spe	Unit	
			MIN.	MAX.	
SIp setup time (to SCKp↑) <sup>Note</sup>	tsiкı		162		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	354		ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	958		ns
SIp hold time (from SCKp↑) <sup>Note</sup>	tksi1		38		ns
		$\label{eq:VDD0} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_{b} \leq 2.7 \; V, \\ & C_{b} = 30 \; pF, \; R_{b} = 2.7 \; k\Omega \end{split}$	38		ns
		$\label{eq:2.4} \begin{split} & 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V, \\ & C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	38		ns
Delay time from SCKp↓ to SOp output <sup>Note</sup>	tkso1			200	ns
		$\label{eq:VDD0} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_{b} \leq 2.7 \; V, \\ & C_{b} = 30 \; pF, \; R_{b} = 2.7 \; k\Omega \end{split}$		390	ns
		$\label{eq:VDD0} \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$		966	ns

**Note** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

(Remarks are listed on the page after the next page.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

## (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode)

(TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 =	0 V)
	· • • ,

(1/2)

Parameter	Symbol	Conditions	HS (high-speed main) mode		Unit
			MIN. MAX.		
SCLr clock frequency	fsc∟			400 Note 1	kHz
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		400 Note 1	kHz
				100 Note 1	kHz
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		100 Note 1	kHz
		$\label{eq:2.4} \begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$		100 Note 1	kHz
Hold time when SCLr = "L"	t∟ow		1200		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1200		ns
			4600		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_{b} \leq 2.7 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 2.7 \; k\Omega \end{array}$	4600		ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	4650		ns
Hold time when SCLr = "H"	tнigн		620		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	500		ns
			2700		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_{b} \leq 2.7 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 2.7 \; k\Omega \end{array}$	2400		ns
		$\begin{array}{l} 2.4 \; V \leq {\sf EV}_{{\sf DD0}} < 3.3 \; {\sf V}, \\ 1.6 \; V \leq {\sf V}_{{\sf b}} \leq 2.0 \; {\sf V}, \\ {\sf C}_{{\sf b}} = 100 \; {\sf pF}, \; {\sf R}_{{\sf b}} = 5.5 \; {\sf k}\Omega \end{array}$	1830		ns



# 3.6 Analog Characteristics

## 3.6.1 A/D converter characteristics

#### Classification of A/D converter characteristics

Reference Voltage Input channel	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = V <sub>DD</sub> Reference voltage (-) = V <sub>SS</sub>	Reference voltage (+) = V <sub>BGR</sub> Reference voltage (-)= AV <sub>REFM</sub>
ANI0 to ANI14	Refer to 3.6.1 (1).	Refer to 3.6.1 (3).	Refer to 3.6.1 (4).
ANI16 to ANI20	Refer to 3.6.1 (2).		
Internal reference voltage Temperature sensor output voltage	Refer to <b>3.6.1 (1)</b> .		_

(1) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V  $\leq$  AVREFP  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Conditions			TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	$2.4~V \leq AV_{REFP} \leq 5.5~V$		1.2	±3.5	LSB
Conversion time to	tCONV	10-bit resolution Target pin: ANI2 to ANI14	$3.6~V \le V_{DD} \le 5.5~V$	2.125		39	μs
			$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	3.1875		39	μs
			$2.4~V \le V_{DD} \le 5.5~V$	17		39	μs
		10-bit resolution	$3.6~V \le V_{DD} \le 5.5~V$	2.375		39	μs
		Target pin: Internal reference voltage, and temperature sensor output volt- age (HS (high-speed main) mode)	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	3.5625		39	μs
			$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	$2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±0.25	%FSR
Full-scale error Notes 1, 2	Efs	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	$2.4~V \leq AV_{REFP} \leq 5.5~V$			±0.25	%FSR
Integral linearity error Note 1	ILE	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	$2.4~V \le AV_{REFP} \le 5.5~V$			±2.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	$2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±1.5	LSB
Analog input voltage VAIN		ANI2 to ANI14		0		AVREFP	V
		Internal reference voltage output (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed main) mode)		VBGR Note 4		V	
		Temperature sensor output voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed n	nain) mode)	V <sub>TMPS25</sub> Note 4		te 4	V

**Note 1.** Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

 Note 3.
 When AVREFP < VDD, the MAX. values are as follows.</th>

 Overall error:
 Add ±1.0 LSB to the MAX. value when AVREFP = VDD.

 Zero-scale error/Full-scale error:
 Add ±0.05%FSR to the MAX. value when AVREFP = VDD.

 Integral linearity error/ Differential linearity error:
 Add ±0.5 LSB to the MAX. value when AVREFP = VDD.

 Note 4.
 Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.



## (4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI0, ANI2 to ANI14, ANI16 to ANI20

#### (TA = -40 to +105°C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, 1.6 V $\leq$ EVDD = EVDD1 $\leq$ VDD, Vss = EVss0 = EVss1 = 0 V,

#### Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM = 0 V Note 4, HS (high-speed main) mode)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8			bit
Conversion time	tCONV	8-bit resolution	$2.4~\text{V} \leq \text{V}\text{DD} \leq 5.5~\text{V}$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	% FSR
Integral linearity error Note 1	ILE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN			0		VBGR Note 3	V

**Note 1.** Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

Note 4. When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error:Add ±0.35%FSR to the MAX. value when reference voltage (-) = AVREFM.Integral linearity error:Add ±0.5 LSB to the MAX. value when reference voltage (-) = AVREFM.Differential linearity error:Add ±0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.




## 4.5 44-pin products

R5F104FAAFP, R5F104FCAFP, R5F104FDAFP, R5F104FEAFP, R5F104FFAFP, R5F104FGAFP, R5F104FHAFP, R5F104FJAFP

R5F104FADFP, R5F104FCDFP, R5F104FDDFP, R5F104FEDFP, R5F104FFDFP, R5F104FGDFP, R5F104FHDFP, R5F104FJDFP

R5F104FAGFP, R5F104FCGFP, R5F104FDGFP, R5F104FEGFP, R5F104FFGFP, R5F104FGGFP, R5F104FJGFP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP44-10x10-0.80	PLQP0044GC-A	P44GB-80-UES-2	0.36



#### ΝΟΤΕ

Each lead centerline is located within 0.20 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

0.10

1.00

1.00

у

ZD

ZE

