

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Ξ·ΧΕΙ

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104lddfp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

(2/5)

Pin count	Package	Fields of Application Note	Ordering Part Number
40 pins	40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch)	A	R5F104EAANA#U0, R5F104ECANA#U0, R5F104EDANA#U0, R5F104EEANA#U0, R5F104EFANA#U0, R5F104EGANA#U0, R5F104EHANA#U0
			R5F104EAANA#W0, R5F104ECANA#W0, R5F104EDANA#W0, R5F104EEANA#W0, R5F104EEANA#W0, R5F104EFANA#W0, R5F104EHANA#W0
		D	R5F104EADNA#U0, R5F104ECDNA#U0, R5F104EDDNA#U0, R5F104EEDNA#U0, R5F104EEDNA#U0, R5F104EFDNA#U0, R5F104EFDNA#U0
			R5F104EADNA#W0, R5F104ECDNA#W0, R5F104EDDNA#W0, R5F104EEDNA#W0, R5F104EEDNA#W0, R5F104EFDNA#W0, R5F104EHDNA#W0
		G	R5F104EAGNA#U0, R5F104ECGNA#U0, R5F104EDGNA#U0, R5F104EEGNA#U0, R5F104EEGNA#U0, R5F104EFGNA#U0, R5F104EGGNA#U0, R5F104EHGNA#U0
			R5F104EAGNA#W0, R5F104ECGNA#W0, R5F104EDGNA#W0, R5F104EEGNA#W0, R5F104EFGNA#W0, R5F104EGGNA#W0, R5F104EHGNA#W0
44 pins	44-pin plastic LQFP $(10 \times 10, 0.8 \text{ mm pitch})$	A	R5F104FAAFP#V0, R5F104FCAFP#V0, R5F104FDAFP#V0, R5F104FEAFP#V0, R5F104FFAFP#V0, R5F104FGAFP#V0, R5F104FHAFP#V0, R5F104FJAFP#V0
			R5F104FAAFP#X0, R5F104FCAFP#X0, R5F104FDAFP#X0, R5F104FEAFP#X0, R5F104FFAFP#X0, R5F104FGAFP#X0, R5F104FHAFP#X0, R5F104FJAFP#X0
		D	R5F104FADFP#V0, R5F104FCDFP#V0, R5F104FDDFP#V0, R5F104FEDFP#V0, R5F104FFDFP#V0, R5F104FGDFP#V0, R5F104FHDFP#V0, R5F104FJDFP#V0
			R5F104FADFP#X0, R5F104FCDFP#X0, R5F104FDDFP#X0, R5F104FEDFP#X0, R5F104FFDFP#X0, R5F104FGDFP#X0, R5F104FHDFP#X0, R5F104FJDFP#X0
		G	R5F104FAGFP#V0, R5F104FCGFP#V0, R5F104FDGFP#V0, R5F104FEGFP#V0, R5F104FFGFP#V0, R5F104FGGFP#V0, R5F104FHGFP#V0, R5F104FJGFP#V0
			R5F104FAGFP#X0, R5F104FCGFP#X0, R5F104FDGFP#X0, R5F104FEGFP#X0, R5F104FFGFP#X0, R5F104FGGFP#X0, R5F104FHGFP#X0, R5F104FJGFP#X0

Note For the fields of application, refer to Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



1.4 Pin Identification

ANI0 to ANI14,:	Analog input	RxD0 to RxD3:	Receive data
ANI16 to ANI20		SCK00, SCK01, SCK10,:	Serial clock input/output
ANO0, ANO1:	Analog output	SCK11, SCK20, SCK21,	
AVREFM:	A/D converter reference	SCK30, SCK31	
	potential (– side) input	SCLA0, SCLA1,:	Serial clock input/output
AVREFP:	A/D converter reference	SCL00, SCL01, SCL10, SCL11,:	Serial clock output
	potential (+ side) input	SCL20, SCL21, SCL30,	
EVDD0, EVDD1:	Power supply for port	SCL31	
EVsso, EVss1:	Ground for port	SDAA0, SDAA1, SDA00,:	Serial data input/output
EXCLK:	External clock input	SDA01, SDA10, SDA11,	
	(main system clock)	SDA20, SDA21, SDA30,	
EXCLKS:	External clock input	SDA31	
	(subsystem clock)	SI00, SI01, SI10, SI11,:	Serial data input
INTP0 to INTP11:	External interrupt input	SI20, SI21, SI30, SI31	
IVCMP0, IVCMP1:	Comparator input	SO00, SO01, SO10,:	Serial data output
IVREF0, IVREF1:	Comparator reference input	SO11, SO20, SO21,	
KR0 to KR7:	Key return	SO30, SO31	
P00 to P06:	Port 0	SSI00:	Serial interface chip select input
P10 to P17:	Port 1	TI00 to TI03,:	Timer input
P20 to P27:	Port 2	TI10 to TI13	
P30, P31:	Port 3	TO00 to TO03,:	Timer output
P40 to P47:	Port 4	TO10 to TO13, TRJO0	
P50 to P57:	Port 5	TOOL0:	Data input/output for tool
P60 to P67:	Port 6	TOOLRxD, TOOLTxD:	Data input/output for external device
P70 to P77:	Port 7	TRDCLK, TRGCLKA,:	Timer external input clock
P80 to P87:	Port 8	TRGCLKB	
P100 to P102:	Port 10	TRDIOA0, TRDIOB0,:	Timer input/output
P110, P111:	Port 11	TRDIOC0, TRDIOD0,	
P120 to P124:	Port 12	TRDIOA1, TRDIOB1,	
P130, P137:	Port 13	TRDIOC1, TRDIOD1,	
P140 to P147:	Port 14	TRGIOA, TRGIOB, TRJIO0	
P150 to P156:	Port 15	TxD0 to TxD3:	Transmit data
PCLBUZ0, PCLBUZ1:	Programmable clock	VCOUT0, VCOUT1:	Comparator output
	output/buzzer output	Vdd:	Power supply
REGC:	Regulator capacitance	Vss:	Ground
RESET:	Reset	X1, X2:	Crystal oscillator (main system clock)
RTC1HZ:	Real-time clock correction	XT1, XT2:	Crystal oscillator (subsystem clock)
	clock		
	(1 Hz) output		



(2)2	١
(2/2)

		80-pin	100-pin				
It	tem	R5F104Mx	R5F104Px				
		(x = F to H, J)	(x = F to H, J)				
Clock output/buzz	er output	2	2				
		• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.4	5 MHz, 5 MHz, 10 MHz				
		(Main system clock: fмаin = 20 MHz operation	on)				
		• 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.09	96 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz				
		(Subsystem clock: fs∪B = 32.768 kHz opera	tion)				
8/10-bit resolution	A/D converter	17 channels	20 channels				
D/A converter		2 channels	2 channels				
Comparator		2 channels	2 channels				
Serial interface		[80-pin, 100-pin products]					
		CSI: 2 channels/UART (UART supporting L	N-bus): 1 channel/simplified I ² C: 2 channels				
		CSI: 2 channels/UART: 1 channel/simplified	I ² C: 2 channels				
		CSI: 2 channels/UART: 1 channel/simplified	I ² C: 2 channels				
	_	CSI: 2 channels/UART: 1 channel/simplified	I ² C: 2 channels				
	I ² C bus	2 channels	2 channels				
Data transfer controller (DTC) 39 sources 39 sources			39 sources				
Event link controll	er (ELC)	Event input: 26					
		Event trigger output: 9					
Vectored inter-	Internal	32	32				
rupt sources	External	13	13				
Key interrupt		8	8				
Reset		Reset by RESET pin					
		 Internal reset by watchdog timer 					
		 Internal reset by power-on-reset 					
		 Internal reset by voltage detector 					
		Internal reset by illegal instruction execution	Note				
		 Internal reset by RAM parity error 					
		Internal reset by illegal-memory access					
Power-on-reset ci	rcuit	• Power-on-reset: 1.51 ±0.04 V (TA = -40	to +85°C)				
		1.51 ±0.06 V (TA = -40	to +105°C)				
		• Power-down-reset: $1.50 \pm 0.04 \vee (T_{A} = -40)$	• Power-down-reset: $1.50 \pm 0.04 \text{ V}$ (TA = -40 to +85°C)				
Voltage detector		1.63 V to 4.06 V (14 stages)					
On-chip debug fu	nction	Provided					
Power supply yelt	200	$V_{DD} = 1.6 \text{ to } 5.5 \text{ V} (T_{A} = 40 \text{ to } \pm 85^{\circ} \text{ C})$					
	aye	$V_{DD} = 2.4 \text{ to } 5.5 \text{ V} (T_A = -40 \text{ to } +0.5 \text{ C})$					
Operating ambien	it temperature	$T_{A} = -40$ to +85°C (A: Consumer applications	D: Industrial applications)				
		$T_A = -40$ to +105°C (G: Industrial applications)				
			, ,				

Note

The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

2.3.2 Supply current characteristics

(1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

Parameter	Symbol	Conditions					MIN.	TYP.	MAX.	Unit						
Supply	IDD1	Operat-	HS (high-speed main)	fносо = 64 MHz,	Basic	VDD = 5.0 V		2.4		mA						
Current Note 1		ing mode	mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.4								
				fносо = 32 MHz,	Basic	VDD = 5.0 V		2.1								
				fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.1								
			HS (high-speed main)	fносо = 64 MHz,	Normal	VDD = 5.0 V		5.1	8.7	mA						
			mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		5.1	8.7							
				fносо = 32 MHz,	Normal	VDD = 5.0 V		4.8	8.1							
				fiH = 32 MHz Note 3	operation	VDD = 3.0 V		4.8	8.1							
				fносо = 48 MHz,	Normal	VDD = 5.0 V		4.0	6.9							
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.0	6.9							
				fносо = 24 MHz,	Normal	VDD = 5.0 V		3.8	6.3							
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		3.8	6.3							
				fносо = 16 MHz,	Normal	VDD = 5.0 V		2.8	4.6							
				fiH = 16 MHz Note 3	operation	VDD = 3.0 V		2.8	4.6							
			LS (low-speed main) mode Note 5	fHOCO = 8 MHz,	Normal	VDD = 3.0 V		1.3	2.0	mA						
				fiH = 8 MHz Note 3	operation	VDD = 2.0 V		1.3	2.0							
			LV (low-voltage main) mode Note 5	fHOCO = 4 MHz, fiH = 4 MHz Note 3	Normal operation	VDD = 3.0 V		1.3	1.8	mA						
						VDD = 2.0 V		1.3	1.8							
			HS (high-speed main) mode Note 5	f _{MX} = 20 MHz ^{Note 2} , V _{DD} = 5.0 V	Normal operation	Square wave input		3.3	5.3	mA						
						Resonator connection		3.4	5.5	-						
				fmx = 20 MHz Note 2, VDD = 3.0 V Nor ope fmx = 10 MHz Note 2, Nor	Normal operation Normal	Square wave input		3.3	5.3							
						Resonator connection		3.4	5.5							
						Square wave input		2.0	3.1							
				VDD = 5.0 V f _{MX} = 10 MHz ^{Note 2} , VDD = 3.0 V	operation Normal operation	Resonator connection		2.1	3.2							
						Square wave input		2.0	3.1							
						Resonator connection		2.1	3.2							
			LS (low-speed main) mode Note 5	fmx = 8 MHz Note 2,	Normal	Square wave input		1.2	1.9	mA						
				VDD = 3.0 V	operation	Resonator connection		1.2	2.0							
				fmx = 8 MHz Note 2,	Normal	Square wave input		1.2	1.9							
				VDD = 2.0 V	operation	Resonator connection		1.2	2.0							
			Subsystem clock	fsue = 32.768 kHz Note 4	Normal	Square wave input		4.7	6.1	μΑ						
			operation	TA = -40°C	operation	Resonator connection		4.7	6.1							
				fsue = 32.768 kHz Note 4	Normal	Square wave input		4.7	6.1	-						
				TA = +25°C	operation	Resonator connection		4.7	6.1							
				fsue = 32.768 kHz Note 4	Normal	Square wave input		4.8	6.7							
				TA = +50°C	operation	Resonator connection		4.8	6.7							
				fsue = 32.768 kHz Note 4	Normal	Square wave input		4.8	7.5							
				T _A = +70°C	operation	Resonator connection		4.8	7.5							
				fsub = 32.768 kHz Note 4	Normal	Square wave input		5.4	8.9							
										TA = +85°C	operation	Resonator connection		5.4	8.9	

(Notes and Remarks are listed on the next page.)

(1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

(TA = -40 to +85°C	;, 1.6 V ≤ EVDD0 ≤	$VDD \leq 5.5 V, VSS$	= EVSS0 = 0 V)(2/2)
--------------------	--------------------	-----------------------	---------------------

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply current	IDD2	HALT mode	HS (high-speed main)	fносо = 64 MHz,	VDD = 5.0 V		0.80	3.09	mA
Note 1	Note 2		mode Note 7	fiH = 32 MHz Note 4	VDD = 3.0 V		0.80	3.09	
				fносо = 32 MHz,	VDD = 5.0 V		0.49	2.40	
				fiH = 32 MHz Note 4	VDD = 3.0 V		0.49	2.40	
				fносо = 48 MHz,	VDD = 5.0 V		0.62	2.40	
				fiH = 24 MHz Note 4	VDD = 3.0 V		0.62	2.40	
				fносо = 24 MHz,	VDD = 5.0 V		0.4	1.83	
				fiH = 24 MHz Note 4	VDD = 3.0 V		0.4	1.83	
				fносо = 16 MHz,	VDD = 5.0 V		0.37	1.38	
				fiH = 16 MHz Note 4	VDD = 3.0 V		0.37	1.38	
			LS (low-speed main)	fносо = 8 MHz,	VDD = 3.0 V		260	710	μΑ
			mode Note 7	fiH = 8 MHz Note 4	VDD = 2.0 V		260	710	
			LV (low-voltage main)	fносо = 4 MHz,	VDD = 3.0 V		420	700	μΑ
			mode Note 7	fiH = 4 MHz Note 4	VDD = 2.0 V		420	700	
			HS (high-speed main)	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.55	mA
			mode Note 7	VDD = 5.0 V	Resonator connection		0.40	1.74	
				f _{MX} = 20 MHz ^{Note 3} , V _{DD} = 3.0 V	Square wave input		0.28	1.55	-
					Resonator connection		0.40	1.74	
				f _{MX} = 10 MHz ^{Note 3} , V _{DD} = 5.0 V	Square wave input		0.19	0.86	
					Resonator connection		0.25	0.93	
				f _{MX} = 10 MHz Note 3, V _{DD} = 3.0 V	Square wave input		0.19	0.86	
					Resonator connection		0.25	0.93	
			LS (low-speed main) mode Note 7	f _{MX} = 8 MHz ^{Note 3} , V _{DD} = 3.0 V	Square wave input		95	550	μΑ
					Resonator connection		140	590	
				f _{MX} = 8 MHz Note 3, V _{DD} = 2.0 V	Square wave input		95	550	
					Resonator connection		140	590	1
			Subsystem clock	fsue = 32.768 kHz Note 5,	Square wave input		0.25	0.57	μΑ
			operation	$T_A = -40^{\circ}C$	Resonator connection		0.44	0.76	
				fsub = 32.768 kHz Note 5,	Square wave input		0.30	0.57	
				TA = +25°C	Resonator connection		0.49	0.76	
				fsue = 32.768 kHz Note 5,	Square wave input		0.36	1.17	
				TA = +50°C	Resonator connection		0.59	1.36	
				fsub = 32.768 kHz Note 5,	Square wave input		0.49	1.97	
				TA = +70°C	Resonator connection		0.72	2.16	
				fsub = 32.768 kHz Note 5,	Square wave input		0.97	3.37	
				TA = +85°C	Resonator connection		1.16	3.56	
	IDD3	STOP mode	TA = -40°C				0.18	0.51	μA
	Note 6	Note 8	T _A = +25°C				0.24	0.51	
			T _A = +50°C				0.29	1.10	1
			T _A = +70°C				0.41	1.90	
			TA = +85°C				0.90	3.30	

(Notes and Remarks are listed on the next page.)



(4) Peripheral Functions (Common to all products)

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscilla- tor operating current	I _{FIL} Note 1				0.20		μA
RTC operating current	IRTC Notes 1, 2, 3				0.02		μA
12-bit interval timer operat- ing current	I _{IT} Notes 1, 2, 4				0.02		μA
Watchdog timer operating current	IWDT Notes 1, 2, 5	fı∟ = 15 kHz			0.22		μA
A/D converter operating cur- rent	IADC Notes 1, 6	When conversion at maximum speed	When conversion at maximum Normal mode, speed AVREFP = VDD = 5.0 V		1.3	1.7	mA
			Low voltage mode, AV _{REFP} = V _{DD} = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	IADREF Note 1				75.0		μA
Temperature sensor operat- ing current	ITMPS Note 1				75.0		μA
D/A converter operating cur- rent	IDAC Notes 1, 11, 13	Per D/A converter channel			1.5	mA	
Comparator operating cur-	I _{CMP} Notes 1, 12, 13	V _{DD} = 5.0 V, Regulator output voltage = 2.1 V	Window mode		12.5		μA
rent			Comparator high-speed mode		6.5		μΑ
rent			Comparator low-speed mode		1.7		μA
		VDD = 5.0 V,	Window mode		8.0		μA
		Regulator output voltage = 1.8 V	Comparator high-speed mode		4.0		μΑ
			Comparator low-speed mode		1.3		μΑ
LVD operating current	ILVD Notes 1, 7				0.08		μΑ
Self-programming operat- ing current	IFSP Notes 1, 9				2.50	12.20	mA
BGO operating current	IBGO Notes 1, 8				2.50	12.20	mA
SNOOZE operating current	ISNOZ Note 1	ADC operation	The mode is performed Note 10		0.50	0.60	mA
			The A/D conversion opera- tions are performed, Low volt- age mode, AV _{REFP} = V _{DD} = 3.0 V		1.20	1.44	
		CSI/UART operation			0.70	0.84	
		DTC operation			3.10		

Note 1. Current flowing to VDD.

Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.

Note 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.

Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.

Parameter	Symbol	Cond	Conditions HS (high-speed main) LS (low-speed main) LV (low-voltage main) mode mode mode		e main)	Unit				
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle	tксү2	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$	20 MHz < fмск	8/fмск		_		_		ns
time Note 5			fмск ≤ 20 MHz	6/fмск		6/fмск		6/fмск		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$	16 MHz < fмск	8/fмск		_		_		ns
			fмск ≤ 16 MHz	6/fмск		6/fмск		6/fмск		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		6/fмск and 500		6/fмск and 500		6/fмск and 500		ns
		$1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		6/fмск and 750		6/fмск and 750		6/fмск and 750		ns
		$1.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		6/fмск and 1500		6/fмск and 1500		6/fмск and 1500		ns
		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		—		6/fмск and 1500		6/fмск and 1500		ns
SCKp high-/	tкн2, tкL2	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$		tĸcy2/2 - 7		tkcy2/2 - 7		tксү2/2 - 7		ns
IOW-IEVEI WIDTN		$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$		tkcy2/2 - 8		tkcy2/2 - 8		tkcy2/2 - 8		ns
		$1.8~V \leq EV_{\text{DD0}} \leq 5.5~V$		tксү2/2 - 18		tксү2/2 - 18		tксү2/2 - 18		ns
		$1.7~V \leq EV_{DD0} \leq 5.5~V$		tксү2/2 - 66		tkcy2/2 - 66		tkcy2/2 - 66		ns
		$1.6~V \leq EV_{\text{DD0}} \leq 5.5~V$		_		tkcy2/2 - 66		tkcy2/2 - 66		ns
SIp setup time	tsik2	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$		1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
(to SCKp↑) Note 1		$1.8~V \leq EV_{\text{DD0}} \leq 5.5~V$		1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
		$1.7~V \leq EV_{DD0} \leq 5.5~V$		1/fмск + 40		1/fмск + 40		1/fмск + 40		ns
		$1.6~V \leq EV_{DD0} \leq 5.5~V$			1/fмск + 40		1/fмск + 40		ns	
SIp hold time	tksi2	$1.8~V \leq EV_{\text{DD0}} \leq 5.5~V$		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
(from SCKp↑) Note 2		$1.7~V \leq EV_{DD0} \leq 5.5~V$		1/fмск + 250		1/fмск + 250		1/fмск + 250		ns
		$1.6~V \leq EV_{\text{DD0}} \leq 5.5~V$				1/fмск + 250		1/fмск + 250		ns
Delay time from SCKp↓ to	tkso2	C = 30 pF Note 4	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		2/fмск + 44		2/fмск + 110		2/fмск + 110	ns
SOp output Note 3			$2.4 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		2/fмск + 75		2/fмск + 110		2/fмск + 110	ns
			$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		2/fмск + 100		2/fмск + 110		2/fмск + 110	ns
			$1.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$		2/fмск + 220		2/fмск + 220		2/fмск + 220	ns
			$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		_		2/fмск + 220		2/fмск + 220	ns

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SOp output lines.

Note 5. The maximum transfer rate when using the SNOOZE mode is 1 Mbps.

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)





Remark 1. $Rb[\Omega]$: Communication line (TxDq) pull-up resistance,

Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

Remark 4. UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.



3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = -40 to +105°C)

This chapter describes the following electrical specifications. Target products G: Industrial applications $T_A = -40$ to $+105^{\circ}C$ R5F104xxGxx

- Caution 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
- Caution 3. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product in the RL78/G14 User's Manual.
- Caution 4. Please contact Renesas Electronics sales office for derating of operation under TA = +85 to +105°C. Derating is the systematic reduction of load for the sake of improved reliability.
- Remark When RL78/G14 is used in the range of T_A = -40 to +85°C, see 2. ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C).



3.1 Absolute Maximum Ratings

Absolute Maximum Ratings

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd		-0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1	-0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8	V
			and -0.3 to VDD +0.3 Note 1	
Input voltage	VI1	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P47, P50 to P57, P64 to P67,	and -0.3 to V _{DD} +0.3 Note 2	
		P70 to P77, P80 to P87, P100 to P102,		
		P110, P111, P120, P140 to P147		
	VI2	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vı3	P20 to P27, P121 to P124, P137,	-0.3 to VDD +0.3 Note 2	V
		P150 to P156, EXCLK, EXCLKS, RESET		
Output voltage	V01	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P47, P50 to P57, P60 to P67,	and -0.3 to V _{DD} +0.3 Note 2	
		P70 to P77, P80 to P87, P100 to P102,		
		P110, P111, P120, P130, P140 to P147		
	V02	P20 to P27, P150 to P156	-0.3 to VDD +0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI20	-0.3 to EVDD0 +0.3	V
			and -0.3 to AVREF(+) +0.3 Notes 2, 3	v
	VAI2	ANI0 to ANI14	-0.3 to VDD +0.3	V
			and -0.3 to AVREF(+) +0.3 Notes 2, 3	v

Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

Note 2. Must be 6.5 V or lower.

Note 3. Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Remark 2. AVREF (+): + side reference voltage of the A/D converter.

Remark 3. Vss: Reference voltage



(1/2)

Absolute Maximum Ratings

(2/2)

Parameter	Symbols	Conditions		Ratings	Unit	
Output current, high	Іон1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	-40	mA	
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	-70	mA	
		-170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	-100	mA	
	Іон2	Per pin	P20 to P27, P150 to P156	-0.5	mA	
		Total of all pins		-2	mA	
Output current, low	IOL1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	40	mA	
	1	Tr p	Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	70	mA
		170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	100	mA	
	IOL2	Per pin	P20 to P27, P150 to P156	1	mA	
		Total of all pins		5	mA	
Operating ambient	Та	In normal operation mode		-40 to +105	°C	
temperature		In flash me	mory programming mode			
Storage temperature	Tstg			-65 to +150	°C	

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



3.2 Oscillator Characteristics

3.2.1 X1, XT1 characteristics

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Resonator	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) Note	Ceramic resonator/	$2.7~V \leq V \text{DD} \leq 5.5~V$	1.0		20.0	MHz
	crystal resonator	$2.4~\text{V} \leq \text{V}_{\text{DD}} < 2.7~\text{V}$	1.0		16.0	
XT1 clock oscillation frequency (fxT) Note	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/G14 User's Manual.

3.2.2 On-chip oscillator characteristics

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V)

Oscillators	Parameters	Conditions		MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fін			1		32	MHz
High-speed on-chip oscillator clock frequency		-20 to +85°C	$2.4~V \leq V \text{DD} \leq 5.5~V$	-1.0		+1.0	%
accuracy		-40 to -20°C	$2.4~V \leq V \text{DD} \leq 5.5~V$	-1.5		+1.5	%
		+85 to +105°C	$2.4~V \leq V \text{DD} \leq 5.5~V$	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.



- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 3.** When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- **Note 5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$ to 32 MHz
 - 2.4 V \leq VDD \leq 5.5 V@1 MHz to 16 MHz
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fin: High-speed on-chip oscillator clock frequency (32 MHz max.)
- **Remark 4.** fsuB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C



(1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply current	IDD2	HALT mode	HS (high-speed main)	fносо = 64 MHz,	VDD = 5.0 V		0.80	4.36	mA
Note 1	Note 2		mode Note 7	fiн = 32 MHz Note 4	V _{DD} = 3.0 V		0.80	4.36	
				fносо = 32 MHz,	VDD = 5.0 V		0.49	3.67	
				fiн = 32 MHz Note 4	VDD = 3.0 V		0.49	3.67	
				fносо = 48 MHz,	VDD = 5.0 V		0.62	3.42	1
				fiH = 24 MHz Note 4	VDD = 3.0 V		0.62	3.42	
				fносо = 24 MHz,	V _{DD} = 5.0 V		0.4	2.85	
				fiн = 24 MHz Note 4	VDD = 3.0 V		0.4	2.85	
				fHOCO = 16 MHz,	V _{DD} = 5.0 V		0.37	2.08	
				fiH = 16 MHz Note 4	V _{DD} = 3.0 V		0.37	2.08	
			HS (high-speed main)	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	2.45	mA
			mode Note 7	VDD = 5.0 V	Resonator connection		0.40	2.57	
				f _{MX} = 20 MHz Note 3, S V _{DD} = 3.0 V R f _{MX} = 10 MHz Note 3, S	Square wave input		0.28	2.45	-
					Resonator connection		0.40	2.57	
					Square wave input		0.19	1.28	
	V _{DD} = 5.0 V	Resonator connection		0.25	1.36				
				f _{MX} = 10 MHz ^{Note 3} , V _{DD} = 3.0 V	Square wave input		0.19	1.28	
					Resonator connection		0.25	1.36	
			Subsystem clock operation		Square wave input		0.25	0.57	μA
					Resonator connection		0.44	0.76	-
					Square wave input		0.30	0.57	
					Resonator connection		0.49	0.76	
				fsue = 32.768 kHz Note 5,	Square wave input		0.36	1.17	
				$T_{A} = +50^{\circ}C$ $f_{SUB} = 32.768 \text{ kHz Note 5},$ $T_{A} = +70^{\circ}C$ $f_{SUB} = 32.768 \text{ kHz Note 5},$	Resonator connection		0.59	1.36	
					Square wave input		0.49	1.97	
					Resonator connection		0.72	2.16	1
					Square wave input		0.97	3.37	
				TA = +85°C	Resonator connection		1.16	3.56	
				fsue = 32.768 kHz Note 5,	Square wave input		3.20	17.10	
				TA = +105°C	Resonator connection		3.40	17.50	
	IDD3	STOP mode	$T_A = -40^{\circ}C$				0.18	0.51	μΑ
	Note 6	Note 8	TA = +25°C				0.24	0.51]
			TA = +50°C				0.29	1.10]
			TA = +70°C				0.41	1.90	
			TA = +85°C				0.90	3.30	
			T _A = +105°C				3.10	17.00]

$(T_{A} = -40 \text{ to})$	+105°C 24V	< FV > מחס < V		$= FV_{SS0} = 0 V)(2/2)$	١
(1A = -40.00)	+105 C, 2.4 V		$D \ge 0.0$ V, V 30		,

(Notes and Remarks are listed on the next page.)



3.4 AC Characteristics

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Instruction cycle (min-	Тсү	Main system	HS (high-speed main)	$2.7~V \leq V_{DD} \leq 5.5~V$	0.03125		1	μs
imum instruction exe- cution time)		clock (fmain) operation	mode	$2.4 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μs
		Subsystem clo	ock (fsub) operation	$2.4~V \leq V_{DD} \leq 5.5~V$	28.5	30.5	31.3	μs
		In the self-	HS (high-speed main)	$2.7~V \leq V_{DD} \leq 5.5~V$	0.03125		1	μs
		program- ming mode	mode	$2.4 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μs
External system clock	fEX	$2.7~V \leq V_{DD} \leq$	5.5 V		1.0		20.0	MHz
frequency		$2.4 \text{ V} \leq \text{Vdd} \leq 2.7 \text{ V}$			1.0		16.0	MHz
	fexs				32		35	kHz
External system clock	texн, texL	$2.7~V \leq V_{DD} \leq 5.5~V$			24			ns
input high-level width,		$2.4~V \leq V_{DD} \leq$	2.7 V		30			ns
low-level width	texhs, texls				13.7			μs
TI00 to TI03, TI10 to	tтін, tті∟				1/fмск + 10			ns
TI13 input high-level width, low-level width					Note			
Timer RJ input cycle	fc	TRJIO		$2.7~V \leq EV \text{DD0} \leq 5.5~V$	100			ns
				$2.4~V \leq EV_{DD0} < 2.7~V$	300			ns
Timer RJ input high-	tтjiн,	TRJIO		$2.7 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}$	40			ns
level width, low-level width	t⊤ji∟			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$	120			ns

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

NoteThe following conditions are required for low voltage interface when EVDD0 < VDD2.4 V $\leq EVDD0 < 2.7$ V: MIN. 125 ns

 Remark
 fmck: Timer array unit operation clock frequency

 (Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3))



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)					
Parameter	Symbol	Conditions	HS (high-spe	Unit	
			MIN.	MAX.	
SIp setup time (to SCKp↓) ^{Note}	tsiк1		88		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	88		ns
		$\begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	220		ns
SIp hold time (from SCKp↓) ^{Note}	tksi1		38		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	38		ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	38		ns
Delay time from SCKp↑ to SOp output ^{Note}	tkso1			50	ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		50	ns
		$\begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$		50	ns

Note When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

(Remarks are listed on the next page.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode)

1	[/ – -40 to +105°C 24 V < EV_00 – EV_01 < V00 < 55 V V99 – EV990 – EV991 − 0	n vn
1	$A = -40 \ 10 + 103 \ C, 2.4 \ V \ge EVDD0 = EVDD1 \ge VDD \ge 3.5 \ V, V33 = EV330 = EV331 = 0$, v)

(2/2)

Parameter	Symbol	Conditions	HS (high-speed main) mode		Unit
			MIN.	MAX.	
Data setup time (reception)	tsu:dat		1/f _{MCK} + 340 Note 2		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 340 Note 2		ns
			1/fmck + 760 Note 2		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 760 Note 2		ns
		$\label{eq:2.4} \begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	1/fмск + 570 Note 2		ns
Data hold time (transmission)	thd:dat		0	770	ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	0	770	ns
			0	1420	ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	0	1420	ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	0	1215	ns

Note 1. The value must also be equal to or less than fMCK/4.

Note 2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed on the next page.)



Simplified I²C mode connection diagram (during communication at different potential)



Simplified I²C mode serial transfer timing (during communication at different potential)



- **Remark 1.** Rb[Ω]: Communication line (SDAr, SCLr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance, Vb[V]: Communication line voltage
- Remark 2. r: IIC number (r = 00, 01, 10, 11, 20, 30, 31), g: PIM, POM number (g = 0, 1, 3 to 5, 14)
- Remark 3. fMCK: Serial array unit operation clock frequency
 - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 01, 02, 10, 12, 13)



R5F104GAANA, R5F104GCANA, R5F104GDANA, R5F104GEANA, R5F104GFANA, R5F104GGANA, R5F104GHANA, R5F104GJANA

R5F104GADNA, R5F104GCDNA, R5F104GDDNA, R5F104GEDNA, R5F104GFDNA, R5F104GGDNA, R5F104GJDNA, R5F104GJDNA

R5F104GAGNA, R5F104GCGNA, R5F104GDGNA, R5F104GEGNA, R5F104GFGNA, R5F104GGGNA,

R5F104GHGNA, R5F104GJGNA

R5F104GKANA, R5F104GLANA

R5F104GKGNA, R5F104GLGNA



©2012 Renesas Electronics Corporation. All rights reserved.



4.7 52-pin products

R5F104JCAFA, R5F104JDAFA, R5F104JEAFA, R5F104JFAFA, R5F104JGAFA, R5F104JHAFA, R5F104JJAFA R5F104JCDFA, R5F104JDDFA, R5F104JEDFA, R5F104JFDFA, R5F104JGDFA, R5F104JHDFA, R5F104JJDFA R5F104JCGFA, R5F104JDGFA, R5F104JEGFA, R5F104JFGFA, R5F104JGGFA, R5F104JHGFA, R5F104JJGFA

[JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
	P-LQFP52-10x10-0.65	PLQP0052JA-A	P52GB-65-GBS-1	0.3



© 2012 Renesas Electronics Corporation. All rights reserved.

