



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | RL78  |
| Core Size                  | 16-Bit  |
| Speed                      | 32MHz   |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART   |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 48  |
| Program Memory Size        | 48KB (48K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 4K x 8  |
| RAM Size                   | 5.5K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V   |
| Data Converters            | A/D 12x8/10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-LQFP   |
| Supplier Device Package    | 64-LFQFP (10x10)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104ldgfb-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104ldgfb-v0</a> |

(1/5)


| Pin count | Package  | Fields of Application Note | Ordering Part Number   |
|-----------|--|----------------------------|--|
| 30 pins   | 30-pin plastic LSSOP<br>(7.62 mm (300), 0.65 mm pitch) | A                          | R5F104AAASP#V0, R5F104ACASP#V0, R5F104ADASP#V0, R5F104AEASP#V0,<br>R5F104AFASP#V0, R5F104AGASP#V0<br><br>R5F104AAASP#X0, R5F104ACASP#X0, R5F104ADASP#X0, R5F104AEASP#X0,<br>R5F104AFASP#X0, R5F104AGASP#X0     |
|           |  | D                          | R5F104AADSP#V0, R5F104ACDSP#V0, R5F104ADDSP#V0, R5F104AEDSP#V0,<br>R5F104AFDSP#V0, R5F104AGDSP#V0<br><br>R5F104AADSP#X0, R5F104ACDSP#X0, R5F104ADDSP#X0, R5F104AEDSP#X0,<br>R5F104AFDSP#X0, R5F104AGDSP#X0     |
|           |  | G                          | R5F104AAGSP#V0, R5F104ACGSP#V0, R5F104ADGSP#V0, R5F104AEGSP#V0,<br>R5F104AFGSP#V0, R5F104AGGSP#V0<br><br>R5F104AAGSP#X0, R5F104ACGSP#X0, R5F104ADGSP#X0, R5F104AEGSP#X0,<br>R5F104AFGSP#X0, R5F104AGGSP#X0     |
| 32 pins   | 32-pin plastic HWQFN<br>(5 × 5 mm, 0.5 mm pitch)       | A                          | R5F104BAANA#U0, R5F104BCANA#U0, R5F104BDANA#U0, R5F104BEANA#U0,<br>R5F104BFANA#U0, R5F104BGANA#U0<br><br>R5F104BAANA#W0, R5F104BCANA#W0, R5F104BDANA#W0, R5F104BEANA#W0,<br>R5F104BFANA#W0, R5F104BGANA#W0     |
|           |  | D                          | R5F104BADNA#U0, R5F104BCDNA#U0, R5F104BDDNA#U0, R5F104BEDNA#U0,<br>R5F104BFDNA#U0, R5F104BGDNA#U0<br><br>R5F104BADNA#W0, R5F104BCDNA#W0, R5F104BDDNA#W0, R5F104BEDNA#W0,<br>R5F104BFDNA#W0, R5F104BGDNA#W0     |
|           |  | G                          | R5F104BAGNA#U0, R5F104BCGNA#U0, R5F104BDGNA#U0, R5F104BEGNA#U0,<br>R5F104BFGNA#U0, R5F104BGGNA#U0<br><br>R5F104BAGNA#W0, R5F104BCGNA#W0, R5F104BDGNA#W0, R5F104BEGNA#W0,<br>R5F104BFGNA#W0, R5F104BGGNA#W0     |
| 32 pins   | 32-pin plastic LQFP<br>(7 × 7, 0.8 mm pitch)           | A                          | R5F104BAAFP#V0, R5F104BCAFTP#V0, R5F104BDAFP#V0, R5F104BEAFTP#V0,<br>R5F104BFAFP#V0, R5F104BGAFP#V0<br><br>R5F104BAAFP#X0, R5F104BCAFTP#X0, R5F104BDAFP#X0, R5F104BEAFTP#X0,<br>R5F104BFAFP#X0, R5F104BGAFP#X0 |
|           |  | D                          | R5F104BADFP#V0, R5F104BCDFP#V0, R5F104BDDFP#V0, R5F104BEDFP#V0,<br>R5F104BFDFP#V0, R5F104BGDFP#V0<br><br>R5F104BADFP#X0, R5F104BCDFP#X0, R5F104BDDFP#X0, R5F104BEDFP#X0,<br>R5F104BFDFP#X0, R5F104BGDFP#X0     |
|           |  | G                          | R5F104BAGFP#V0, R5F104BCGFP#V0, R5F104BDGFP#V0, R5F104BEGFP#V0,<br>R5F104BFGFP#V0, R5F104BGGFP#V0<br><br>R5F104BAGFP#X0, R5F104BCGFP#X0, R5F104BDGFP#X0, R5F104BEGFP#X0,<br>R5F104BFGFP#X0, R5F104BGGFP#X0     |
| 36 pins   | 36-pin plastic WFLGA<br>(4 × 4 mm, 0.5 mm pitch)       | A                          | R5F104CAALA#U0, R5F104CCALA#U0, R5F104CDALA#U0, R5F104CEALA#U0,<br>R5F104CFALA#U0, R5F104CGALA#U0<br><br>R5F104CAALA#W0, R5F104CCALA#W0, R5F104CDALA#W0, R5F104CEALA#W0,<br>R5F104CFALA#W0, R5F104CGALA#W0     |
|           |  | G                          | R5F104CAGLA#U0, R5F104CCGLA#U0, R5F104CDGLA#U0, R5F104CEGLA#U0,<br>R5F104CFGGLA#U0, R5F104CGGLA#U0<br><br>R5F104CAGLA#W0, R5F104CCGLA#W0, R5F104CDGLA#W0, R5F104CEGLA#W0,<br>R5F104CFGGLA#W0, R5F104CGGLA#W0   |

**Note** For the fields of application, refer to **Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

### 1.3.9 80-pin products

- 80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch)
- 80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)



**Note** Mounted on the 384 KB or more code flash memory products.

**Caution 1. Make EV<sub>SS0</sub> pin the same potential as V<sub>SS</sub> pin.**

**Caution 2. Make V<sub>DD</sub> pin the potential that is higher than EV<sub>DD0</sub> pin.**

**Caution 3. Connect the REGC pin to V<sub>SS</sub> pin via a capacitor (0.47 to 1  $\mu$ F).**


**Remark 1.** For pin identification, see **1.4 Pin Identification**.

**Remark 2.** When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V<sub>DD</sub> and EV<sub>DD0</sub> pins and connect the V<sub>SS</sub> and EV<sub>SS0</sub> pins to separate ground lines.

**Remark 3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

### 1.3.10 100-pin products

- 100-pin plastic LFQFP (14 × 14 mm, 0.5 mm pitch)



**Note** Mounted on the 384 KB or more code flash memory products.

**Caution 1.** Make EVss0, EVss1 pins the same potential as Vss pin.

**Caution 2. Make VDD pin the potential that is higher than EVDD0, EVDD1 pins (EVDD0 = EVDD1).**


**Caution 3.** Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu$ F).

**Remark 1.** For pin identification, see [1.4 Pin Identification](#).

**Remark 2.** When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V<sub>DD</sub>, EV<sub>VDD0</sub> and EV<sub>VDD1</sub> pins and connect the V<sub>SS</sub>, EV<sub>VSS0</sub> and EV<sub>VSS1</sub> pins to separate ground lines.

**Remark 3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

### 1.5.4 40-pin products



**Note** Mounted on the 96 KB or more code flash memory products.

[44-pin, 48-pin, 52-pin, 64-pin products (code flash memory 96 KB to 256 KB)]

**Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.**

(1/2)

| Item                               | 44-pin   | 48-pin   | 52-pin                      | 64-pin                      |    |
|------------------------------------|--|--|-----------------------------|-----------------------------|----|
|                                    | R5F104Fx<br>(x = F to H, J)                      | R5F104Gx<br>(x = F to H, J)  | R5F104Jx<br>(x = F to H, J) | R5F104Lx<br>(x = F to H, J) |    |
| Code flash memory (KB)             | 96 to 256  | 96 to 256  | 96 to 256                   | 96 to 256                   |    |
| Data flash memory (KB)             | 8  | 8  | 8                           | 8                           |    |
| RAM (KB)                           | 12 to 24 Note                                    | 12 to 24 Note  | 12 to 24 Note               | 12 to 24 Note               |    |
| Address space                      | 1 MB   |  |                             |                             |    |
| Main system clock                  | High-speed system clock                          | X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK)<br>HS (high-speed main) mode: 1 to 20 MHz ( $V_{DD} = 2.7$ to 5.5 V),<br>HS (high-speed main) mode: 1 to 16 MHz ( $V_{DD} = 2.4$ to 5.5 V),<br>LS (low-speed main) mode: 1 to 8 MHz ( $V_{DD} = 1.8$ to 5.5 V),<br>LV (low-voltage main) mode: 1 to 4 MHz ( $V_{DD} = 1.6$ to 5.5 V)  |                             |                             |    |
|                                    | High-speed on-chip oscillator clock ( $f_{IH}$ ) | HS (high-speed main) mode: 1 to 32 MHz ( $V_{DD} = 2.7$ to 5.5 V),<br>HS (high-speed main) mode: 1 to 16 MHz ( $V_{DD} = 2.4$ to 5.5 V),<br>LS (low-speed main) mode: 1 to 8 MHz ( $V_{DD} = 1.8$ to 5.5 V),<br>LV (low-voltage main) mode: 1 to 4 MHz ( $V_{DD} = 1.6$ to 5.5 V)  |                             |                             |    |
| Subsystem clock                    |  | XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz  |                             |                             |    |
| Low-speed on-chip oscillator clock |  | 15 kHz (TYP.): $V_{DD} = 1.6$ to 5.5 V   |                             |                             |    |
| General-purpose register           |  | 8 bits × 32 registers (8 bits × 8 registers × 4 banks)   |                             |                             |    |
| Minimum instruction execution time |  | 0.03125 µs (High-speed on-chip oscillator clock: $f_{IH} = 32$ MHz operation)<br>0.05 µs (High-speed system clock: $f_{MX} = 20$ MHz operation)<br>30.5 µs (Subsystem clock: $f_{SUB} = 32.768$ kHz operation)   |                             |                             |    |
| Instruction set                    |  | <ul style="list-style-type: none"> <li>• Data transfer (8/16 bits)</li> <li>• Adder and subtractor/logical operation (8/16 bits)</li> <li>• Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits)</li> <li>• Multiplication and Accumulation (16 bits × 16 bits + 32 bits)</li> <li>• Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li> </ul> |                             |                             |    |
| I/O port                           | Total  | 40   | 44                          | 48                          | 58 |
|                                    | CMOS I/O   | 31   | 34                          | 38                          | 48 |
|                                    | CMOS input                                       | 5  | 5                           | 5                           | 5  |
|                                    | CMOS output                                      | —  | 1                           | 1                           | 1  |
|                                    | N-ch open-drain I/O (6 V tolerance)              | 4  | 4                           | 4                           | 4  |
| Timer                              | 16-bit timer                                     | 8 channels<br>(TAU: 4 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel)  |                             |                             |    |
|                                    | Watchdog timer                                   | 1 channel  |                             |                             |    |
|                                    | Real-time clock (RTC)                            | 1 channel  |                             |                             |    |
|                                    | 12-bit interval timer                            | 1 channel  |                             |                             |    |
|                                    | Timer output                                     | Timer outputs: 14 channels<br>PWM outputs: 9 channels  |                             |                             |    |
|                                    | RTC output                                       | 1<br>• 1 Hz (subsystem clock: $f_{SUB} = 32.768$ kHz)  |                             |                             |    |

(Note is listed on the next page.)

**(4) Peripheral Functions (Common to all products)**

(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, Vss = EVSS0 = EVSS1 = 0 V)

| Parameter                                      | Symbol                           | Conditions   |  | MIN. | TYP. | MAX.  | Unit |
|--|----------------------------------|--|--|------|------|-------|------|
| Low-speed on-chip oscillator operating current | I <sub>FIL</sub> Note 1          |  |  |      | 0.20 |       | μA   |
| RTC operating current                          | I <sub>RTC</sub> Notes 1, 2, 3   |  |  |      | 0.02 |       | μA   |
| 12-bit interval timer operating current        | I <sub>IT</sub> Notes 1, 2, 4    |  |  |      | 0.02 |       | μA   |
| Watchdog timer operating current               | I <sub>WDT</sub> Notes 1, 2, 5   | f <sub>L</sub> = 15 kHz                                      |  |      | 0.22 |       | μA   |
| A/D converter operating current                | I <sub>ADC</sub> Notes 1, 6      | When conversion at maximum speed                             | Normal mode,<br>AVREFP = VDD = 5.0 V   |      | 1.3  | 1.7   | mA   |
|  |                                  |  | Low voltage mode,<br>AVREFP = VDD = 3.0 V  |      | 0.5  | 0.7   | mA   |
| A/D converter reference voltage current        | I <sub>ADREF</sub> Note 1        |  |  |      | 75.0 |       | μA   |
| Temperature sensor operating current           | I <sub>TMPS</sub> Note 1         |  |  |      | 75.0 |       | μA   |
| D/A converter operating current                | I <sub>DAC</sub> Notes 1, 11, 13 | Per D/A converter channel                                    |  |      |      | 1.5   | mA   |
| Comparator operating current                   | I <sub>CMP</sub> Notes 1, 12, 13 | V <sub>DD</sub> = 5.0 V,<br>Regulator output voltage = 2.1 V | Window mode  |      | 12.5 |       | μA   |
|  |                                  |  | Comparator high-speed mode   |      | 6.5  |       | μA   |
|  |                                  |  | Comparator low-speed mode  |      | 1.7  |       | μA   |
|  |                                  | V <sub>DD</sub> = 5.0 V,<br>Regulator output voltage = 1.8 V | Window mode  |      | 8.0  |       | μA   |
|  |                                  |  | Comparator high-speed mode   |      | 4.0  |       | μA   |
|  |                                  |  | Comparator low-speed mode  |      | 1.3  |       | μA   |
| LVD operating current                          | I <sub>LVD</sub> Notes 1, 7      |  |  |      | 0.08 |       | μA   |
| Self-programming operating current             | I <sub>FSPI</sub> Notes 1, 9     |  |  |      | 2.50 | 12.20 | mA   |
| BGO operating current                          | I <sub>BGO</sub> Notes 1, 8      |  |  |      | 2.50 | 12.20 | mA   |
| SNOOZE operating current                       | I <sub>SNOZ</sub> Note 1         | ADC operation  | The mode is performed Note 10  |      | 0.50 | 0.60  | mA   |
|  |                                  |  | The A/D conversion operations are performed, Low voltage mode,<br>AVREFP = VDD = 3.0 V |      | 1.20 | 1.44  |      |
|  |                                  | CSI/UART operation   |  |      | 0.70 | 0.84  |      |
|  |                                  | DTC operation  |  |      | 3.10 |       |      |

**Note 1.** Current flowing to V<sub>DD</sub>.**Note 2.** When high speed on-chip oscillator and high-speed system clock are stopped.**Note 3.** Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either I<sub>DD1</sub> or I<sub>DD2</sub>, and I<sub>RTC</sub>, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, I<sub>FIL</sub> should be added. I<sub>DD2</sub> subsystem clock operation includes the operational current of the real-time clock.**Note 4.** Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either I<sub>DD1</sub> or I<sub>DD2</sub>, and I<sub>IT</sub>, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, I<sub>FIL</sub> should be added.

(5) During communication at same potential (simplified I<sup>2</sup>C mode)(TA = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)


(2/2)

| Parameter                     | Symbol                | Conditions   | HS (high-speed main) mode |      | LS (low-speed main) mode |      | LV (low-voltage main) mode |      | Unit |
|-------------------------------|-----------------------|--|---------------------------|------|--------------------------|------|----------------------------|------|------|
|                               |                       |  | MIN.                      | MAX. | MIN.                     | MAX. | MIN.                       | MAX. |      |
| Data setup time (reception)   | t <sub>SU</sub> : DAT | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ | 1/fMCK + 85 Note 2        |      | 1/fMCK + 145 Note 2      |      | 1/fMCK + 145 Note 2        |      | ns   |
|                               |                       | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ  | 1/fMCK + 145 Note 2       |      | 1/fMCK + 145 Note 2      |      | 1/fMCK + 145 Note 2        |      | ns   |
|                               |                       | 1.8 V ≤ EV <sub>DD0</sub> < 2.7 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | 1/fMCK + 230 Note 2       |      | 1/fMCK + 230 Note 2      |      | 1/fMCK + 230 Note 2        |      | ns   |
|                               |                       | 1.7 V ≤ EV <sub>DD0</sub> < 1.8 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | 1/fMCK + 290 Note 2       |      | 1/fMCK + 290 Note 2      |      | 1/fMCK + 290 Note 2        |      | ns   |
|                               |                       | 1.6 V ≤ EV <sub>DD0</sub> < 1.8 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | —                         |      | 1/fMCK + 290 Note 2      |      | 1/fMCK + 290 Note 2        |      | ns   |
| Data hold time (transmission) | t <sub>HD</sub> : DAT | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, C <sub>b</sub> = 50 pF, R <sub>b</sub> = 2.7 kΩ | 0                         | 305  | 0                        | 305  | 0                          | 305  | ns   |
|                               |                       | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ  | 0                         | 355  | 0                        | 355  | 0                          | 355  | ns   |
|                               |                       | 1.8 V ≤ EV <sub>DD0</sub> < 2.7 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | 0                         | 405  | 0                        | 405  | 0                          | 405  | ns   |
|                               |                       | 1.7 V ≤ EV <sub>DD0</sub> < 1.8 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | 0                         | 405  | 0                        | 405  | 0                          | 405  | ns   |
|                               |                       | 1.6 V ≤ EV <sub>DD0</sub> < 1.8 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 5 kΩ  | —                         |      | 0                        | 405  | 0                          | 405  | ns   |

**Note 1.** The value must also be equal to or less than fMCK/4.**Note 2.** Set the fMCK value to keep the hold time of SCL<sub>r</sub> = "L" and SCL<sub>r</sub> = "H".

**Caution** Select the normal input buffer and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 30- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCL<sub>r</sub> pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

**CSI mode connection diagram (during communication at different potential)**

**Remark 1.**  $R_b[\Omega]$ : Communication line (SCKp, SOOp) pull-up resistance,  $C_b[F]$ : Communication line (SCKp, SOOp) load capacitance,  $V_b[V]$ : Communication line voltage

**Remark 2.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)

**Remark 3.** fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

**Remark 4.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

**(2) Interrupt & Reset Mode**

(TA = -40 to +85°C, VPDR ≤ VDD ≤ 5.5 V, Vss = 0 V)

| Parameter                   | Symbol | Conditions   |                              | MIN. | TYP. | MAX. | Unit |
|-----------------------------|--------|--|------------------------------|------|------|------|------|
| Voltage detection threshold | VLVDA0 | VPOC2, VPOC1, VPOCO = 0, 0, 0, falling reset voltage |                              | 1.60 | 1.63 | 1.66 | V    |
|                             | VLVDA1 | LVIS1, LVIS0 = 1, 0                                  | Rising release reset voltage | 1.74 | 1.77 | 1.81 | V    |
|                             |        |  | Falling interrupt voltage    | 1.70 | 1.73 | 1.77 | V    |
|                             | VLVDA2 | LVIS1, LVIS0 = 0, 1                                  | Rising release reset voltage | 1.84 | 1.88 | 1.91 | V    |
|                             |        |  | Falling interrupt voltage    | 1.80 | 1.84 | 1.87 | V    |
|                             | VLVDA3 | LVIS1, LVIS0 = 0, 0                                  | Rising release reset voltage | 2.86 | 2.92 | 2.97 | V    |
|                             |        |  | Falling interrupt voltage    | 2.80 | 2.86 | 2.91 | V    |
|                             | VLVDB0 | VPOC2, VPOC1, VPOCO = 0, 0, 1, falling reset voltage |                              | 1.80 | 1.84 | 1.87 | V    |
|                             | VLVDB1 | LVIS1, LVIS0 = 1, 0                                  | Rising release reset voltage | 1.94 | 1.98 | 2.02 | V    |
|                             |        |  | Falling interrupt voltage    | 1.90 | 1.94 | 1.98 | V    |
|                             | VLVDB2 | LVIS1, LVIS0 = 0, 1                                  | Rising release reset voltage | 2.05 | 2.09 | 2.13 | V    |
|                             |        |  | Falling interrupt voltage    | 2.00 | 2.04 | 2.08 | V    |
|                             | VLVDB3 | LVIS1, LVIS0 = 0, 0                                  | Rising release reset voltage | 3.07 | 3.13 | 3.19 | V    |
|                             |        |  | Falling interrupt voltage    | 3.00 | 3.06 | 3.12 | V    |
| Voltage detection threshold | VLVDC0 | VPOC2, VPOC1, VPOCO = 0, 1, 0, falling reset voltage |                              | 2.40 | 2.45 | 2.50 | V    |
|                             | VLVDC1 | LVIS1, LVIS0 = 1, 0                                  | Rising release reset voltage | 2.56 | 2.61 | 2.66 | V    |
|                             |        |  | Falling interrupt voltage    | 2.50 | 2.55 | 2.60 | V    |
|                             | VLVDC2 | LVIS1, LVIS0 = 0, 1                                  | Rising release reset voltage | 2.66 | 2.71 | 2.76 | V    |
|                             |        |  | Falling interrupt voltage    | 2.60 | 2.65 | 2.70 | V    |
|                             | VLVDC3 | LVIS1, LVIS0 = 0, 0                                  | Rising release reset voltage | 3.68 | 3.75 | 3.82 | V    |
|                             |        |  | Falling interrupt voltage    | 3.60 | 3.67 | 3.74 | V    |
|                             | VLVDD0 | VPOC2, VPOC1, VPOCO = 0, 1, 1, falling reset voltage |                              | 2.70 | 2.75 | 2.81 | V    |
|                             | VLVDD1 | LVIS1, LVIS0 = 1, 0                                  | Rising release reset voltage | 2.86 | 2.92 | 2.97 | V    |
|                             |        |  | Falling interrupt voltage    | 2.80 | 2.86 | 2.91 | V    |
|                             | VLVDD2 | LVIS1, LVIS0 = 0, 1                                  | Rising release reset voltage | 2.96 | 3.02 | 3.08 | V    |
|                             |        |  | Falling interrupt voltage    | 2.90 | 2.96 | 3.02 | V    |
|                             | VLVDD3 | LVIS1, LVIS0 = 0, 0                                  | Rising release reset voltage | 3.98 | 4.06 | 4.14 | V    |
|                             |        |  | Falling interrupt voltage    | 3.90 | 3.98 | 4.06 | V    |

**2.6.7 Power supply voltage rising slope characteristics**

(TA = -40 to +85°C, Vss = 0 V)


| Parameter                         | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|--------|------------|------|------|------|------|
| Power supply voltage rising slope | SVDD   |            |      |      | 54   | V/ms |

**Caution** Make sure to keep the internal reset state by the LVD circuit or an external reset until Vdd reaches the operating voltage range shown in 2.4 AC Characteristics.

## 2.10 Timing of Entry to Flash Memory Programming Modes

(TA = -40 to +85°C, 1.8 V ≤ EV<sub>VDD0</sub> = EV<sub>VDD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>VSS0</sub> = EV<sub>VSS1</sub> = 0 V)

| Parameter  | Symbol | Conditions   | MIN. | TYP. | MAX. | Unit |
|--|--------|--|------|------|------|------|
| How long from when an external reset ends until the initial communication settings are specified   | tsINIT | POR and LVD reset must end before the external reset ends. |      |      | 100  | ms   |
| How long from when the TOOL0 pin is placed at the low level until an external reset ends   | tsU    | POR and LVD reset must end before the external reset ends. | 10   |      |      | μs   |
| How long the TOOL0 pin must be kept at the low level after an external reset ends<br>(excluding the processing time of the firmware to control the flash memory) | tHD    | POR and LVD reset must end before the external reset ends. | 1    |      |      | ms   |



<1> The low level is input to the TOOL0 pin.

<2> The external reset ends (POR and LVD reset must end before the external reset ends).

<3> The TOOL0 pin is set to the high level.

<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark** tsINIT: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.

tsU: How long from when the TOOL0 pin is placed at the low level until a pin reset ends

tHD: How long to keep the TOOL0 pin at the low level from when the external resets end  
(excluding the processing time of the firmware to control the flash memory)

### 3.1 Absolute Maximum Ratings

**Absolute Maximum Ratings** (1/2)

| Parameter              | Symbols                               | Conditions   | Ratings   | Unit |
|------------------------|---------------------------------------|--|---|------|
| Supply voltage         | V <sub>DD</sub>                       |  | -0.5 to +6.5  | V    |
|                        | EV <sub>DD0</sub> , EV <sub>DD1</sub> | EV <sub>DD0</sub> = EV <sub>DD1</sub>  | -0.5 to +6.5  | V    |
|                        | EV <sub>SS0</sub> , EV <sub>SS1</sub> | EV <sub>SS0</sub> = EV <sub>SS1</sub>  | -0.5 to +0.3  | V    |
| REGC pin input voltage | V <sub>IREGC</sub>                    | REGC   | -0.3 to +2.8<br>and -0.3 to V <sub>DD</sub> +0.3 Note 1                             | V    |
| Input voltage          | V <sub>I1</sub>                       | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147       | -0.3 to EV <sub>DD0</sub> +0.3<br>and -0.3 to V <sub>DD</sub> +0.3 Note 2           | V    |
|                        | V <sub>I2</sub>                       | P60 to P63 (N-ch open-drain)   | -0.3 to +6.5  | V    |
|                        | V <sub>I3</sub>                       | P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, <u>RESET</u>  | -0.3 to V <sub>DD</sub> +0.3 Note 2   | V    |
| Output voltage         | V <sub>O1</sub>                       | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147 | -0.3 to EV <sub>DD0</sub> +0.3<br>and -0.3 to V <sub>DD</sub> +0.3 Note 2           | V    |
|                        | V <sub>O2</sub>                       | P20 to P27, P150 to P156   | -0.3 to V <sub>DD</sub> +0.3 Note 2   | V    |
| Analog input voltage   | V <sub>AI1</sub>                      | ANI16 to ANI20   | -0.3 to EV <sub>DD0</sub> +0.3<br>and -0.3 to AV <sub>REF</sub> (+) +0.3 Notes 2, 3 | V    |
|                        | V <sub>AI2</sub>                      | ANI0 to ANI14  | -0.3 to V <sub>DD</sub> +0.3<br>and -0.3 to AV <sub>REF</sub> (+) +0.3 Notes 2, 3   | V    |

**Note 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

**Note 2.** Must be 6.5 V or lower.

**Note 3.** Do not exceed AV<sub>REF</sub>(+) + 0.3 V in case of A/D conversion target pin.

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**Remark 2.** AV<sub>REF</sub>(+): + side reference voltage of the A/D converter.

**Remark 3.** V<sub>SS</sub>: Reference voltage

**Note 1.** Total current flowing into V<sub>DD</sub> and EV<sub>DD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub> or V<sub>SS</sub>, EV<sub>SS0</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

**Note 2.** When high-speed on-chip oscillator and subsystem clock are stopped.

**Note 3.** When high-speed system clock and subsystem clock are stopped.

**Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.

**Note 5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 32 MHz

2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 16 MHz

**Remark 1.** f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

**Remark 2.** f<sub>HOCO</sub>: High-speed on-chip oscillator clock frequency (64 MHz max.)

**Remark 3.** f<sub>iH</sub>: High-speed on-chip oscillator clock frequency (32 MHz max.)

**Remark 4.** f<sub>SUB</sub>: Subsystem clock frequency (XT1 clock oscillation frequency)

**Remark 5.** Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

**(1) Flash ROM: 16 to 64 KB of 30- to 64-pin products**(TA = -40 to +105°C, 2.4 V ≤ EV<sub>D0</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>S0</sub> = 0 V)(2/2)

| Parameter                | Symbol         | Conditions                                       |  |                         |  | MIN. | TYP.  | MAX. | Unit |
|--------------------------|----------------|--|--|-------------------------|--|------|-------|------|------|
| Supply current<br>Note 1 | IDD2<br>Note 2 | HALT mode<br>HS (high-speed main)<br>mode Note 7 | f <sub>HOCO</sub> = 64 MHz,<br>f <sub>IH</sub> = 32 MHz Note 4 | V <sub>DD</sub> = 5.0 V |  | 0.80 | 4.36  |      | mA   |
|                          |                |  |  | V <sub>DD</sub> = 3.0 V |  | 0.80 | 4.36  |      |      |
|                          |                |  | f <sub>HOCO</sub> = 32 MHz,<br>f <sub>IH</sub> = 32 MHz Note 4 | V <sub>DD</sub> = 5.0 V |  | 0.49 | 3.67  |      |      |
|                          |                |  |  | V <sub>DD</sub> = 3.0 V |  | 0.49 | 3.67  |      |      |
|                          |                |  | f <sub>HOCO</sub> = 48 MHz,<br>f <sub>IH</sub> = 24 MHz Note 4 | V <sub>DD</sub> = 5.0 V |  | 0.62 | 3.42  |      |      |
|                          |                |  |  | V <sub>DD</sub> = 3.0 V |  | 0.62 | 3.42  |      |      |
|                          |                |  | f <sub>HOCO</sub> = 24 MHz,<br>f <sub>IH</sub> = 24 MHz Note 4 | V <sub>DD</sub> = 5.0 V |  | 0.4  | 2.85  |      |      |
|                          |                |  |  | V <sub>DD</sub> = 3.0 V |  | 0.4  | 2.85  |      |      |
|                          |                |  | f <sub>HOCO</sub> = 16 MHz,<br>f <sub>IH</sub> = 16 MHz Note 4 | V <sub>DD</sub> = 5.0 V |  | 0.37 | 2.08  |      |      |
|                          |                |  |  | V <sub>DD</sub> = 3.0 V |  | 0.37 | 2.08  |      |      |
|                          |                | HS (high-speed main)<br>mode Note 7              | f <sub>MX</sub> = 20 MHz Note 3,<br>V <sub>DD</sub> = 5.0 V    | Square wave input       |  | 0.28 | 2.45  |      | mA   |
|                          |                |  |  | Resonator connection    |  | 0.40 | 2.57  |      |      |
|                          |                |  | f <sub>MX</sub> = 20 MHz Note 3,<br>V <sub>DD</sub> = 3.0 V    | Square wave input       |  | 0.28 | 2.45  |      |      |
|                          |                |  |  | Resonator connection    |  | 0.40 | 2.57  |      |      |
|                          |                |  | f <sub>MX</sub> = 10 MHz Note 3,<br>V <sub>DD</sub> = 5.0 V    | Square wave input       |  | 0.19 | 1.28  |      |      |
|                          |                |  |  | Resonator connection    |  | 0.25 | 1.36  |      |      |
|                          |                | Subsystem clock<br>operation                     | f <sub>MX</sub> = 10 MHz Note 3,<br>V <sub>DD</sub> = 3.0 V    | Square wave input       |  | 0.19 | 1.28  |      | μA   |
|                          |                |  |  | Resonator connection    |  | 0.25 | 1.36  |      |      |
|                          |                |  | f <sub>SUB</sub> = 32.768 kHz Note 5,<br>TA = -40°C            | Square wave input       |  | 0.25 | 0.57  |      |      |
|                          |                |  |  | Resonator connection    |  | 0.44 | 0.76  |      |      |
|                          |                |  | f <sub>SUB</sub> = 32.768 kHz Note 5,<br>TA = +25°C            | Square wave input       |  | 0.30 | 0.57  |      |      |
|                          |                |  |  | Resonator connection    |  | 0.49 | 0.76  |      |      |
|                          |                |  | f <sub>SUB</sub> = 32.768 kHz Note 5,<br>TA = +50°C            | Square wave input       |  | 0.36 | 1.17  |      |      |
|                          |                |  |  | Resonator connection    |  | 0.59 | 1.36  |      |      |
|                          |                |  | f <sub>SUB</sub> = 32.768 kHz Note 5,<br>TA = +70°C            | Square wave input       |  | 0.49 | 1.97  |      |      |
|                          |                |  |  | Resonator connection    |  | 0.72 | 2.16  |      |      |
|                          |                | STOP mode<br>Note 8                              | f <sub>SUB</sub> = 32.768 kHz Note 5,<br>TA = +85°C            | Square wave input       |  | 0.97 | 3.37  |      | μA   |
|                          |                |  |  | Resonator connection    |  | 1.16 | 3.56  |      |      |
|                          |                |  | f <sub>SUB</sub> = 32.768 kHz Note 5,<br>TA = +105°C           | Square wave input       |  | 3.20 | 17.10 |      |      |
|                          |                |  |  | Resonator connection    |  | 3.40 | 17.50 |      |      |
|                          |                |  | TA = -40°C   |                         |  | 0.18 | 0.51  |      |      |
|                          |                |  | TA = +25°C   |                         |  | 0.24 | 0.51  |      |      |
|                          |                |  | TA = +50°C   |                         |  | 0.29 | 1.10  |      |      |
|                          |                |  | TA = +70°C   |                         |  | 0.41 | 1.90  |      |      |
|                          |                |  | TA = +85°C   |                         |  | 0.90 | 3.30  |      |      |
|                          |                |  | TA = +105°C  |                         |  | 3.10 | 17.00 |      |      |

(Notes and Remarks are listed on the next page.)

- Note 1.** Total current flowing into V<sub>DD</sub>, EV<sub>DD0</sub>, and EV<sub>DD1</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub>, and EV<sub>DD1</sub>, or V<sub>SS</sub>, EV<sub>VSS0</sub>, and EV<sub>VSS1</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2.** During HALT instruction execution by flash memory.
- Note 3.** When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4.** When high-speed system clock and subsystem clock are stopped.
- Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6.** Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.  
HS (high-speed main) mode: 2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V @ 1 MHz to 32 MHz  
2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V @ 1 MHz to 16 MHz
- Note 8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

**Remark 1.** f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

**Remark 2.** f<sub>HOCO</sub>: High-speed on-chip oscillator clock frequency (64 MHz max.)

**Remark 3.** f<sub>IH</sub>: High-speed on-chip oscillator clock frequency (32 MHz max.)

**Remark 4.** f<sub>SUB</sub>: Subsystem clock frequency (XT1 clock oscillation frequency)

**Remark 5.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

**Note 5.** The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when  $2.4 \text{ V} \leq \text{EVDD0} < 3.3 \text{ V}$  and  $1.6 \text{ V} \leq \text{Vb} \leq 2.0 \text{ V}$

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{\left(\frac{1}{\text{Transfer rate}}\right) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides

**Note 6.** This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to **Note 5** above to calculate the maximum transfer rate under conditions of the customer.

**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and Vil, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

**(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)**

**(TA = -40 to +105°C, 2.4 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, Vss = EVSS0 = EVSS1 = 0 V)**

| Parameter             | Symbol            | Conditions   | HS (high-speed main) mode  |      | Unit |
|-----------------------|-------------------|--|--|------|------|
|                       |                   |  | MIN.   | MAX. |      |
| SCKp cycle time       | t <sub>KCY1</sub> | t <sub>KCY1</sub> ≥ 4/f <sub>CLK</sub>   | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ | 600  | ns   |
|                       |                   |  | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ | 1000 | ns   |
|                       |                   |  | 2.4 V ≤ EVDD0 < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ | 2300 | ns   |
| SCKp high-level width | t <sub>KH1</sub>  | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ | t <sub>KCY1/2</sub> - 150  |      | ns   |
|                       |                   | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ | t <sub>KCY1/2</sub> - 340  |      | ns   |
|                       |                   | 2.4 V ≤ EVDD0 < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ | t <sub>KCY1/2</sub> - 916  |      | ns   |
| SCKp low-level width  | t <sub>KL1</sub>  | 4.0 V ≤ EVDD0 ≤ 5.5 V,<br>2.7 V ≤ V <sub>b</sub> ≤ 4.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ | t <sub>KCY1/2</sub> - 24   |      | ns   |
|                       |                   | 2.7 V ≤ EVDD0 < 4.0 V,<br>2.3 V ≤ V <sub>b</sub> ≤ 2.7 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ | t <sub>KCY1/2</sub> - 36   |      | ns   |
|                       |                   | 2.4 V ≤ EVDD0 < 3.3 V,<br>1.6 V ≤ V <sub>b</sub> ≤ 2.0 V,<br>C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ | t <sub>KCY1/2</sub> - 100  |      | ns   |

**Caution** Select the TTL input buffer for the S<sub>l</sub>p pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 30- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 100-pin products)) mode for the SO<sub>p</sub> pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)

### 3.5.2 Serial interface IICA

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>VDD0</sub> = EV<sub>VDD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>VSS0</sub> = EV<sub>VSS1</sub> = 0 V)

| Parameter                            | Symbol               | Conditions                               | HS (high-speed main) mode |      |           |      | Unit |  |
|--------------------------------------|----------------------|--|---------------------------|------|-----------|------|------|--|
|                                      |                      |  | Standard mode             |      | Fast mode |      |      |  |
|                                      |                      |  | MIN.                      | MAX. | MIN.      | MAX. |      |  |
| SCLA0 clock frequency                | f <sub>SCL</sub>     | Fast mode: f <sub>CCLK</sub> ≥ 3.5 MHz   | —                         | —    | 0         | 400  | kHz  |  |
|                                      |                      | Standard mode: f <sub>CCLK</sub> ≥ 1 MHz | 0                         | 100  | —         | —    | kHz  |  |
| Setup time of restart condition      | t <sub>SU: STA</sub> |  | 4.7                       |      | 0.6       |      | μs   |  |
| Hold time Note 1                     | t <sub>HD: STA</sub> |  | 4.0                       |      | 0.6       |      | μs   |  |
| Hold time when SCLA0 = "L"           | t <sub>LOW</sub>     |  | 4.7                       |      | 1.3       |      | μs   |  |
| Hold time when SCLA0 = "H"           | t <sub>HIGH</sub>    |  | 4.0                       |      | 0.6       |      | μs   |  |
| Data setup time (reception)          | t <sub>SU: DAT</sub> |  | 250                       |      | 100       |      | ns   |  |
| Data hold time (transmission) Note 2 | t <sub>HD: DAT</sub> |  | 0                         | 3.45 | 0         | 0.9  | μs   |  |
| Setup time of stop condition         | t <sub>SU: STO</sub> |  | 4.0                       |      | 0.6       |      | μs   |  |
| Bus-free time                        | t <sub>BUF</sub>     |  | 4.7                       |      | 1.3       |      | μs   |  |

**Note 1.** The first clock pulse is generated after this period when the start/restart condition is detected.

**Note 2.** The maximum value (MAX.) of t<sub>HD: DAT</sub> is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.


**Caution** The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (I<sub>OH1</sub>, I<sub>OL1</sub>, V<sub>OH1</sub>, V<sub>OL1</sub>) must satisfy the values in the redirect destination.

**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C<sub>b</sub> = 400 pF, R<sub>b</sub> = 2.7 kΩ

Fast mode: C<sub>b</sub> = 320 pF, R<sub>b</sub> = 1.1 kΩ

IICA serial transfer timing



**Remark** n = 0, 1

**(2) Interrupt & Reset Mode**

(TA = -40 to +105°C, VPDR ≤ VDD ≤ 5.5 V, Vss = 0 V)

| Parameter                   | Symbol | Conditions   |                              | MIN. | TYP. | MAX. | Unit |
|-----------------------------|--------|--|------------------------------|------|------|------|------|
| Voltage detection threshold | VLVDD0 | VPOC2, VPOC1, VPOCO = 0, 1, 1, falling reset voltage |                              | 2.64 | 2.75 | 2.86 | V    |
|                             | VLVDD1 | LVIS1, LVIS0 = 1, 0                                  | Rising release reset voltage | 2.81 | 2.92 | 3.03 | V    |
|                             |        |  | Falling interrupt voltage    | 2.75 | 2.86 | 2.97 | V    |
|                             | VLVDD2 | LVIS1, LVIS0 = 0, 1                                  | Rising release reset voltage | 2.90 | 3.02 | 3.14 | V    |
|                             |        |  | Falling interrupt voltage    | 2.85 | 2.96 | 3.07 | V    |
|                             | VLVDD3 | LVIS1, LVIS0 = 0, 0                                  | Rising release reset voltage | 3.90 | 4.06 | 4.22 | V    |
|                             |        |  | Falling interrupt voltage    | 3.83 | 3.98 | 4.13 | V    |

**3.6.7 Power supply voltage rising slope characteristics**

(TA = -40 to +105°C, Vss = 0 V)


| Parameter                         | Symbol           | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|------------------|------------|------|------|------|------|
| Power supply voltage rising slope | S <sub>VDD</sub> |            |      |      | 54   | V/ms |

**Caution** Make sure to keep the internal reset state by the LVD circuit or an external reset until Vdd reaches the operating voltage range shown in 3.4 AC Characteristics.

### 3.10 Timing of Entry to Flash Memory Programming Modes

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>VSS0</sub> = EV<sub>VSS1</sub> = 0 V)

| Parameter  | Symbol | Conditions   | MIN. | TYP. | MAX. | Unit |
|--|--------|--|------|------|------|------|
| How long from when an external reset ends until the initial communication settings are specified   | tsINIT | POR and LVD reset must end before the external reset ends. |      |      | 100  | ms   |
| How long from when the TOOL0 pin is placed at the low level until an external reset ends   | tsU    | POR and LVD reset must end before the external reset ends. | 10   |      |      | μs   |
| How long the TOOL0 pin must be kept at the low level after an external reset ends<br>(excluding the processing time of the firmware to control the flash memory) | tHD    | POR and LVD reset must end before the external reset ends. | 1    |      |      | ms   |



<1> The low level is input to the TOOL0 pin.

<2> The external reset ends (POR and LVD reset must end before the external reset ends).

<3> The TOOL0 pin is set to the high level.


<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark** tsINIT: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.  
 tsU: How long from when the TOOL0 pin is placed at the low level until a pin reset ends  
 tHD: How long to keep the TOOL0 pin at the low level from when the external resets end  
 (excluding the processing time of the firmware to control the flash memory)

## 4.9 80-pin products

R5F104MFAFB, R5F104MGAFB, R5F104MHAFB, R5F104MJAFB  
 R5F104MFDFB, R5F104MGDFB, R5F104MHDFB, R5F104MJDFB  
 R5F104MFGFB, R5F104MGGFB, R5F104MHGFB, R5F104MJGFB

| JEITA Package Code   | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|----------------------|--------------|----------------|-----------------|
| P-LFQFP80-12x12-0.50 | PLQP0080KE-A | P80GK-50-8EU-2 | 0.53            |



### NOTE

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.