

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Ξ·ΧΕΙ

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	5.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104ldgfp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

10	(n)
1.71	
12/	∠ /

			32-pin	36-pin	40-pin			
ľ	tem	R5F104Ax	R5F104Bx	R5F104Cx	R5F104Ex			
		(x = F, G)	(x = F, G)	(x = F, G)	(x = F to H)			
Clock output/buzzer	output	2	2	2	2			
		 [30-pin, 32-pin, 36-pin pro. 2.44 kHz, 4.88 kHz, 9.7 (Main system clock: fm///(40-pin products] 2.44 kHz, 4.88 kHz, 9.7 (Main system clock: fm/// 256 Hz, 512 Hz, 1.024 (Subsystem clock: fsub 	 [30-pin, 32-pin, 36-pin products] 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fMAIN = 20 MHz operation) [40-pin products] 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fMAIN = 20 MHz operation) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fBus = 32.768 kHz operation) 					
8/10-bit resolution A	/D converter	8 channels	8 channels	8 channels	9 channels			
D/A converter		1 channel	2 channels					
Comparator		2 channels						
Serial interface		[30-pin, 32-pin products] • CSI: 1 channel/UART (• CSI: 1 channel/UART: • CSI: 1 channel/UART: [36-pin, 40-pin products] • CSI: 1 channel/UART (• CSI: 1 channel/UART: • CSI: 2 channel/UART:	 [30-pin, 32-pin products] CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART: 1 channel/simplified I²C: 1 channel [36-pin, 40-pin products] CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 1 channel CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I²C: 2 channel CSI: 2 channel/UART: 1 channel/simplified I²C: 2 channel 					
	I ² C bus	1 channel	1 channel	1 channel	1 channel			
Data transfer contro	ller (DTC)	30 sources	30 sources 31 sources					
Event link controller	(ELC)	Event input: 21 Event trigger output: 8	Event input: 21, Event trigger output: 9		Event input: 22 Event trigger output: 9			
Vectored interrupt	Internal	24	24	24	24			
sources	External	6	6	6	7			
Key interrupt		-	—	—	4			
Reset		 Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution ^{Note} Internal reset by RAM parity error Internal reset by illegal-memory access 						
Power-on-reset circl	uit	• Power-on-reset: $1.51 \pm 0.04 \text{ V} (\text{Ta} = -40 \text{ to } +85^{\circ}\text{C})$ $1.51 \pm 0.06 \text{ V} (\text{Ta} = -40 \text{ to } +105^{\circ}\text{C})$ • Power-down-reset: $1.50 \pm 0.04 \text{ V} (\text{Ta} = -40 \text{ to } +85^{\circ}\text{C})$ $1.50 \pm 0.06 \text{ V} (\text{Ta} = -40 \text{ to } +105^{\circ}\text{C})$						
Voltage detector		1.63 V to 4.06 V (14 stag	es)					
On-chip debug funct	tion	Provided						
Power supply voltag	e	V _{DD} = 1.6 to 5.5 V (T _A = - V _{DD} = 2.4 to 5.5 V (T _A = -	-40 to +85°C) -40 to +105°C)					
Operating ambient t	emperature	$T_A = -40$ to +85°C (A: Consumer applications, D: Industrial applications), $T_A = -40$ to +105°C (G: Industrial applications)						

Note

The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.



[44-pin, 48-pin, 52-pin, 64-pin products (code flash memory 16 KB to 64 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

					(1/2)			
		44-pin	48-pin	52-pin	64-pin			
	Item	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx			
		(x = A, C to E)	(x = A, C to E)	(x = C to E)	(x = C to E)			
Code flash men	nory (KB)	16 to 64	16 to 64	32 to 64	32 to 64			
Data flash mem	ory (KB)	4	4	4	4			
RAM (KB)		2.5 to 5.5 Note	2.5 to 5.5 Note	4 to 5.5 Note	4 to 5.5 Note			
Address space		1 MB						
Main system	High-speed system	X1 (crystal/ceramic) os	cillation, external main	system clock input (EX	CLK)			
clock	clock	HS (high-speed main)	mode: 1 to 20 MHz (V	DD = 2.7 to 5.5 V),				
		HS (high-speed main)	mode: 1 to 16 MHz (V	DD = 2.4 to 5.5 V),				
		LS (low-speed main) m	node: 1 to 8 MHz (Vc	D = 1.8 to 5.5 V),				
		LV (low-voltage main) i	mode: 1 to 4 MHz (VD	D = 1.6 to 5.5 V)				
	High-speed on-chip	HS (high-speed main)	mode: 1 to 32 MHz (V	DD = 2.7 to 5.5 V),				
	oscillator clock (fiH)	HS (high-speed main)	mode: 1 to 16 MHz (V	DD = 2.4 to 5.5 V),				
		LS (low-speed main) m	node: 1 to 8 MHz (VD	D = 1.8 to 5.5 V),				
		LV (low-voltage main)	mode: 1 to 4 MHz (VD	D = 1.6 to 5.5 V)				
Subsystem cloc	:k	XT1 (crystal) oscillation	n, external subsystem o	lock input (EXCLKS) 32	2.768 kHz			
Low-speed on-c	chip oscillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V						
General-purpos	e register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)						
Minimum instrue	ction execution time	$0.03125 \mu\text{s}$ (High-speed on-chip oscillator clock: fiH = 32 MHz operation)						
		0.05 μs (High-speed system clock: fmx = 20 MHz operation)						
		30.5 μs (Subsystem clock: fsuB = 32.768 kHz operation)						
Instruction set		Data transfer (8/16 bits)						
		Adder and subtractor/logical operation (8/16 bits)						
		• Multiplication (8 bits \times 8 bits, 16 bits \times 16 bits), Division (16 bits \div 16 bits, 32 bits \div 32 bits)						
		• Multiplication and Accumulation (16 bits × 16 bits + 32 bits)						
I/O port	Total	40	44	48	58			
"o port	CMOS I/O	31		38	48			
		5	5	5	5			
	CMOS output	_	1	1	1			
	N-ch open-drain I/O	4	4	4	4			
	(6 V tolerance)	7	7	7	7			
Timer	16-bit timer	8 channels			1			
		(TAU: 4 channels, Time	er RJ: 1 channel, Timer	RD: 2 channels, Timer	RG: 1 channel)			
	Watchdog timer	1 channel						
	Real-time clock	1 channel						
	(RTC)							
	12-bit interval timer	1 channel						
	Timer output	Timer outputs: 13 char	inels					
		PWM outputs: 9 chann	els					
	RTC output	1						
		• 1 Hz (subsystem clock: fsub = 32.768 kHz)						

(Note is listed on the next page.)

RENESAS

Note	The flash library uses RAM in self-programming and rewriting of the data flash memory.
	The target products and start address of the RAM areas used by the flash library are shown below.
	R5F104xD (x = A to C, E to G, J, L): Start address FE900H
	R5F104xE (x = A to C, E to G, J, L): Start address FE900H
	For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family
	(R20UT2944).



(R20UT2944).

 Note
 The flash library uses RAM in self-programming and rewriting of the data flash memory.

 The target products and start address of the RAM areas used by the flash library are shown below.

 R5F104xL (x = G, L, M, P): Start address F3F00H

 For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family



- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- **Note 2.** During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- **Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$ to 32 MHz
 - 2.4 V \leq VDD \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ @1 MHz to 8 MHz
 - LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ @1 MHz to 4 MHz
- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- **Remark 3.** file: High-speed on-chip oscillator clock frequency (32 MHz max.)
- **Remark 4.** fsuB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C



(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

(TA = -40 to +85°C	, 1.6 V \leq EVDD0 =	$EVDD1 \leq VDD \leq 5.5$	V, VSS = EVSS0 =	= EVss1 = 0 V)
--------------------	------------------------	---------------------------	------------------	----------------

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply IDD1	Operat-	HS (high-speed main)	fносо = 64 MHz,	Basic	VDD = 5.0 V		2.6		mA	
current		ing mode	mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.6		
NOLE I				fносо = 32 MHz,	Basic	VDD = 5.0 V		2.3		
				fiн = 32 MHz Note 3	operation	VDD = 3.0 V		2.3		
			HS (high-speed main)	fносо = 64 MHz,	Normal	VDD = 5.0 V		5.4	10.2	mA
			mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		5.4	10.2	
				fносо = 32 MHz,	Normal	VDD = 5.0 V		5.0	9.6	
				fiн = 32 MHz Note 3	operation	VDD = 3.0 V		5.0	9.6	
				fносо = 48 MHz,	Normal	VDD = 5.0 V		4.2	7.8	
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.2	7.8	
				fносо = 24 MHz,	Normal	VDD = 5.0 V		4.0	7.4	
			fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.0	7.4		
			fносо = 16 MHz,	Normal	VDD = 5.0 V		3.0	5.3		
			fin = 16 MHz Note 3	operation	VDD = 3.0 V		3.0	5.3		
			LS (low-speed main)	fносо = 8 MHz,	Normal	VDD = 3.0 V		1.4	2.3	mA
			mode Note 5 LV (low-voltage main)	fin = 8 MHz Note 3	operation	VDD = 2.0 V		1.4	2.3	
				fносо = 4 MHz,	Normal	VDD = 3.0 V		1.3	1.9	mA
			mode Note 5	fin = 4 MHz Note 3	operation	VDD = 2.0 V		1.3	1.9	
			HS (high-speed main) mode ^{Note 5}	f _{MX} = 20 MHz ^{Note 2} , V _{DD} = 5.0 V	Normal	Square wave input		3.4	6.2	mA
					operation	Resonator connection		3.6	6.4	
				f _{MX} = 20 MHz Note 2, V _{DD} = 3.0 V f _{MX} = 10 MHz Note 2, V _{DD} = 5.0 V f _{MX} = 10 MHz Note 2,	Normal operation Normal operation	Square wave input		3.4	6.2	
						Resonator connection		3.6	6.4	
						Square wave input		2.1	3.6	
						Resonator connection		2.2	3.7	
					Normal	Square wave input		2.1	3.6	
				VDD = 3.0 V	operation	Resonator connection		2.2	3.7	
			LS (low-speed main)	f _{MX} = 8 MHz ^{Note 2} ,	Normal	Square wave input		1.2	2.2	mA
			mode Note 5	VDD = 3.0 V	operation	Resonator connection		1.2	2.3	
				fmx = 8 MHz Note 2,	Normal	Square wave input		1.2	2.2	
				VDD = 2.0 V	operation	Resonator connection		1.2	2.3	
			Subsystem clock	fsue = 32.768 kHz Note 4	Normal	Square wave input		4.9	7.1	μΑ
			operation	TA = -40°C	operation	Resonator connection		4.9	7.1	
				fsue = 32.768 kHz Note 4	Normal	Square wave input		4.9	7.1	-
				TA = +25°C	operation	Resonator connection		4.9	7.1	
				fsue = 32.768 kHz Note 4	Normal	Square wave input		5.1	8.8	
				TA = +50°C	operation	Resonator connection		5.1	8.8	
				fsub = 32.768 kHz Note 4 TA = +70°C	Normal operation	Square wave input		5.5	10.5	
						Resonator connection		5.5	10.5	-
				fsue = 32.768 kHz Note 4	Normal	Square wave input		6.5	14.5	
			T _A = +85°C		operation	Resonator connection		6.5	14.5	

(Notes and Remarks are listed on the next page.)



AC Timing Test Points



External System Clock Timing



TI/TO Timing





TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, TRGIOA, TRGIOB







(2/3)

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	Conditions	HS (high-s mo	peed main) ode	LS (low-sp mo	beed main) bde	LV (low-vol mo	ltage main) ode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) ^{Note 1}	tsıĸı		81		479		479		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	177		479		479		ns
		$ \begin{split} & 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V \ \text{Note 2,} \\ & C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split} $	479		479		479		ns
SIp hold time (from SCKp↑) ^{Note 1}	tĸsı1		19		19		19		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	19		19		19		ns
		$ \begin{split} & 1.8 \ \text{V} \leq \text{EV}_{\text{DD0}} < 3.3 \ \text{V}, \\ & 1.6 \ \text{V} \leq \text{V}_{\text{b}} \leq 2.0 \ \text{V}^{\text{Note 2}}, \\ & \text{C}_{\text{b}} = 30 \ \text{pF}, \ \text{R}_{\text{b}} = 5.5 \ \text{k}\Omega \end{split} $	19		19		19		ns
Delay time from SCKp↓ to SOp output ^{Note 1}	tKSO1			100		100		100	ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		195		195		195	ns
		$\label{eq:linear} \begin{split} & 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V \ ^{Note \ 2}, \\ & C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$		483		483		483	ns

(TA = -40 to +85°C, 1.8 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Note 2. Use it with $EV_{DD0} \ge V_b$.

(Remarks are listed on the page after the next page.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.



CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





- Remark 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 4.** When high-speed system clock and subsystem clock are stopped.
- **Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7.Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ @1 MHz to 32 MHz
 - 2.4 V \leq VDD \leq 5.5 V@1 MHz to 16 MHz
- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fin: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C



Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscilla- tor operating current	I _{FIL} Note 1				0.20		μA
RTC operating current	IRTC Notes 1, 2, 3				0.02		μA
12-bit interval timer operat- ing current	IIT Notes 1, 2, 4				0.02		μA
Watchdog timer operating current	IWDT Notes 1, 2, 5	fı∟ = 15 kHz			0.22		μA
A/D converter operating cur- rent	IADC Notes 1, 6	When conversion at maximum speed	Normal mode, AV _{REFP} = V _{DD} = 5.0 V		1.3	1.7	mA
			Low voltage mode, AVREFP = VDD = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	IADREF Note 1				75.0		μA
Temperature sensor operat- ing current	ITMPS Note 1				75.0		μA
D/A converter operating cur- rent	IDAC Notes 1, 11, 13	Per D/A converter channel				1.5	mA
Comparator operating cur-	ICMP Notes 1, 12, 13	VDD = 5.0 V,	Window mode		12.5		μA
rent		Regulator output voltage = 2.1 V	Comparator high-speed mode		6.5		μA
			Comparator low-speed mode		1.7		μA
		VDD = 5.0 V,	Window mode		8.0		μA
		Regulator output voltage = 1.8 V	Comparator high-speed mode		4.0		μA
			Comparator low-speed mode		1.3		μΑ
LVD operating current	ILVD Notes 1, 7				0.08		μA
Self-programming operat- ing current	IFSP Notes 1, 9				2.50	12.20	mA
BGO operating current	IBGO Notes 1, 8				2.50	12.20	mA
SNOOZE operating current	ISNOZ Note 1	ADC operation	The mode is performed Note 10		0.50	1.10	mA
			The A/D conversion opera- tions are performed, Low volt- age mode, AV _{REFP} = V _{DD} = 3.0 V		1.20	2.04	
		CSI/UART operation			0.70	1.54	
		DTC operation			3.10		

(4) Peripheral Functions (Common to all products)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Note 1. Current flowing to VDD.

Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.

Note 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.

Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.

(-,			(
Items	Symbol	Conditio	ons	MIN.	TYP.	MAX.	Unit
Timer RD input high-level width, low-level width	ttdih, ttdi∟	TRDIOA0, TRDIOA1, TRDIOE TRDIOC0, TRDIOC1, TRDIO	30, TRDIOB1, D0, TRDIOD1	3/fclk			ns
Timer RD forced cutoff signal	t TDSIL	P130/INTP0	$2MHz < fclk \le 32 MHz$	1			μs
input low-level width			fclk ≤ 2 MHz	1/fclк + 1			
Timer RG input high-level	tтgiн,	TRGIOA, TRGIOB		2.5/fclk			ns
width, low-level width	t⊤GIL						
TO00 to TO03,	fто	HS (high-speed main) mode	$4.0~V \le EV_{\text{DD0}} \le 5.5~V$			16	MHz
TO10 to TO13,			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			8	MHz
TRJIO0, TRJO0,			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			4	MHz
TRDIOC0, TRDIOC1,							
TRDIOD0, TRDIOD1,							
TRGIOA, TRGIOB							
output frequency							
PCLBUZ0, PCLBUZ1 output	f PCL	HS (high-speed main) mode	$4.0~V \leq EV_{DD0} \leq 5.5~V$			16	MHz
frequency			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			8	MHz
			$2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			4	MHz
Interrupt input high-level	tinth,	INTP0	$2.4~V \leq V \text{DD} \leq 5.5~V$	1			μs
width, low-level width	tintl	INTP1 to INTP11	$2.4~V \leq EV_{DD0} \leq 5.5~V$	1			μs
Key interrupt input low-level width	tĸĸ	KR0 to KR7	$2.4 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$	250			ns
RESET low-level width	trsl			10			μs

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)



3.5 Peripheral Functions Characteristics

AC Timing Test Points



3.5.1 Serial array unit

(1) During communication at same potential (UART mode)

$(TA = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le 5.5 \text{ V}, \text{Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$

Parameter	Symbol	Conditions	HS (high-spee	ed main) Mode	Unit
			MIN.	MAX.	
Transfer rate Note 1		$2.4 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		fмск/12 Note 2	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK} Note 3$		2.6	Mbps

Note 1.Transfer rate in the SNOOZE mode is 4800 bps only.
However, the SNOOZE mode cannot be used when FRQSEL4 = 1.Note 2.The following conditions are required for low voltage interface when EVDD0 < VDD.
 $2.4 V \le EVDD0 < 2.7 V$: MAX. 1.3 MbpsNote 3.The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are:
HS (high-speed main) mode: 32 MHz (2.7 V $\le VDD \le 5.5 V$)
16 MHz (2.4 V $\le VDD \le 5.5 V$)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remark 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14) **Remark 2.** fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))



The smaller maximum transfer rate derived by using fMck/12 or the following expression is the valid maximum transfer Note 5. rate.

Expression for calculating the transfer rate when 2.4 V \leq EVDD0 < 3.3 V and 1.6 V \leq Vb \leq 2.0 V

1

Maximum transfer rate =
$$\frac{1.5}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$

Baud rate e

$$\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}$$

$$(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides

- This value as an example is calculated when the conditions described in the "Conditions" column are met. Note 6. Refer to Note 5 above to calculate the maximum transfer rate under conditions of the customer.
- Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin Caution products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)





CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





- Remark 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

3.5.2 Serial interface IICA

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) mode			Unit	
			Standar	Standard mode Fast mode		mode	
			MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscl	Fast mode: fc∟ĸ ≥ 3.5 MHz	—	—	0	400	kHz
		Standard mode: fc∟k ≥ 1 MHz	0	100	_	—	kHz
Setup time of restart condition	tsu: STA		4.7		0.6		μs
Hold time Note 1	thd: STA		4.0		0.6		μs
Hold time when SCLA0 = "L"	t∟ow		4.7		1.3		μs
Hold time when SCLA0 = "H"	tніgн		4.0		0.6		μs
Data setup time (reception)	tsu: dat		250		100		ns
Data hold time (transmission) Note 2	thd: dat		0	3.45	0	0.9	μs
Setup time of stop condition	tsu: sto		4.0		0.6		μs
Bus-free time	t BUF		4.7		1.3		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of the DE DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $C_b = 400 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ Fast mode: $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$

IICA serial transfer timing



Remark n = 0, 1



3.6.4 Comparator

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage range	lvref			0		EVDD0 - 1.4	V
	lvcmp			-0.3		EVDD0 + 0.3	V
Output delay	td	V _{DD} = 3.0 V Input slew rate > 50 mV/µs	Comparator high-speed mode, standard mode			1.2	μs
			Comparator high-speed mode, window mode			2.0	μs
			Comparator low-speed mode, standard mode		3.0	5.0	μs
High-electric-potential reference voltage	VTW+	Comparator high-speed mode, window mode			0.76 Vdd		V
Low-electric-potential ref- erence voltage	VTW-	Comparator high-speed mode, window mode			0.24 Vdd		V
Operation stabilization wait time	tсмр			100			μs
Internal reference voltage Note	VBGR	2.4 V \leq VDD \leq 5.5 V, HS (high-speed main) mode		1.38	1.45	1.50	V

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Note Not usable in sub-clock operation or STOP mode.

3.6.5 POR circuit characteristics

(TA = -40 to +105°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power on/down reset threshold	VPOR	Voltage threshold on VDD rising	1.45	1.51	1.57	V
	VPDR	Voltage threshold on VDD falling Note 1	1.44	1.50	1.56	V
Minimum pulse width Note 2	TPW		300			μs

Note 1. However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 3.4 AC Characteristics.

Note 2. Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPOR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





R5F104BAAFP, R5F104BCAFP, R5F104BDAFP, R5F104BEAFP, R5F104BFAFP, R5F104BGAFP R5F104BADFP, R5F104BCDFP, R5F104BDDFP, R5F104BEDFP, R5F104BFDFP, R5F104BGDFP R5F104BAGFP, R5F104BCGFP, R5F104BDGFP, R5F104BEGFP, R5F104BFGFP, R5F104BGGFP





NOTE

Dimensions "%1" and "%2" do not include mold flash.
 Dimension "%3" does not include trim offset.

© 2012 Renesas Electronics Corporation. All rights reserved.

е

у

0.80

0.20

0.10



4.9 80-pin products

R5F104MFAFB, R5F104MGAFB, R5F104MHAFB, R5F104MJAFB R5F104MFDFB, R5F104MGDFB, R5F104MHDFB, R5F104MJDFB R5F104MFGFB, R5F104MGGFB, R5F104MHGFB, R5F104MJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP80-12x12-0.50	PLQP0080KE-A	P80GK-50-8EU-2	0.53



NOTE

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

