



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | RL78  |
| Core Size                  | 16-Bit  |
| Speed                      | 32MHz   |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART   |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 48  |
| Program Memory Size        | 96KB (96K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 8K x 8  |
| RAM Size                   | 12K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V   |
| Data Converters            | A/D 12x8/10b; D/A 2x8b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-LQFP   |
| Supplier Device Package    | 64-LFQFP (10x10)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104lfafb-x0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104lfafb-x0</a> |

(4/5)


| Pin count | Package  | Fields of Application Note | Ordering Part Number   |
|-----------|--|----------------------------|--|
| 64 pins   | 64-pin plastic LQFP<br>(12 × 12 mm, 0.65 mm pitch) | A                          | R5F104LCAFA#V0, R5F104LDAFA#V0, R5F104LEAFA#V0, R5F104LFAFA#V0,<br>R5F104LGAF#V0, R5F104LHAF#V0, R5F104LJAFA#V0<br>R5F104LCAFA#X0, R5F104LDAFA#X0, R5F104LEAFA#X0, R5F104LFAFA#X0,<br>R5F104LGAF#X0, R5F104LHAF#X0, R5F104LJAFA#X0<br>R5F104LKAF#30, R5F104LLAF#30<br>R5F104LKAF#50, R5F104LLAF#50           |
|           |  | D                          | R5F104LCDFA#V0, R5F104LDDFA#V0, R5F104LEDFA#V0, R5F104LFDF#V0,<br>R5F104LGDF#V0, R5F104LHDFA#V0, R5F104LJDFA#V0<br>R5F104LCDFA#X0, R5F104LDDFA#X0, R5F104LEDFA#X0, R5F104LFDF#X0,<br>R5F104LGDF#X0, R5F104LHDFA#X0, R5F104LJDFA#X0   |
|           |  | G                          | R5F104LCGFA#V0, R5F104LDGFA#V0, R5F104LEGFA#V0, R5F104LFGFA#V0,<br>R5F104LGGFA#V0, R5F104LHGFA#V0, R5F104LJGFA#V0<br>R5F104LCGFA#X0, R5F104LDGFA#X0, R5F104LEGFA#X0, R5F104LFGFA#X0,<br>R5F104LGGFA#X0, R5F104LHGFA#X0, R5F104LJGFA#X0<br>R5F104LKGF#30, R5F104LLGF#30<br>R5F104LKGF#50, R5F104LLGF#50       |
|           | 64-pin plastic LFQFP<br>(10 × 10 mm, 0.5 mm pitch) | A                          | R5F104LCAFB#V0, R5F104LDAFB#V0, R5F104LEAFB#V0, R5F104LFAFB#V0,<br>R5F104LGAFB#V0, R5F104LHAFB#V0, R5F104LJAFB#V0<br>R5F104LCAFB#X0, R5F104LDAFB#X0, R5F104LEAFB#X0, R5F104LFAFB#X0,<br>R5F104LGAFB#X0, R5F104LHAFB#X0, R5F104LJAFB#X0<br>R5F104LKAFB#30, R5F104LLAFB#30<br>R5F104LKAFB#50, R5F104LLAFB#50   |
|           |  | D                          | R5F104LCDFB#V0, R5F104LDDFB#V0, R5F104LEDFB#V0, R5F104LFDFB#V0,<br>R5F104LGDFB#V0, R5F104LHDFB#V0, R5F104LJDFB#V0<br>R5F104LCDFB#X0, R5F104LDDFB#X0, R5F104LEDFB#X0, R5F104LFDFB#X0,<br>R5F104LGDFB#X0, R5F104LHDFB#X0, R5F104LJDFB#X0   |
|           |  | G                          | R5F104LCGFB#V0, R5F104LDGFB#V0, R5F104LEGFB#V0, R5F104LFGFB#V0,<br>R5F104LGGFB#V0, R5F104LHGFB#V0, R5F104LJGFB#V0<br>R5F104LCGFB#X0, R5F104LDGFB#X0, R5F104LEGFB#X0, R5F104LFGFB#X0,<br>R5F104LGGFB#X0, R5F104LHGFB#X0, R5F104LJGFB#X0<br>R5F104LKGF#30, R5F104LLGF#30<br>R5F104LKGF#50, R5F104LLGF#50       |
|           | 64-pin plastic FLGA<br>(5 × 5 mm, 0.5 mm pitch)    | A                          | R5F104LCALA#U0, R5F104LDALA#U0, R5F104LEALA#U0, R5F104LFALA#U0,<br>R5F104LGALA#U0, R5F104LHALA#U0, R5F104LJALA#U0<br>R5F104LCALA#W0, R5F104LDALA#W0, R5F104LEALA#W0, R5F104LFALA#W0,<br>R5F104LGALA#W0, R5F104LHALA#W0, R5F104LJALA#W0<br>R5F104LKALA#U0, R5F104LLALA#U0<br>R5F104LKALA#W0, R5F104LLALA#W0   |
|           |  | G                          | R5F104LCGLA#U0, R5F104LDGLA#U0, R5F104LEGLA#U0, R5F104LFGLA#U0,<br>R5F104LGGLA#U0, R5F104LHGLA#U0, R5F104LJGLA#U0, R5F104LKGLA#U0,<br>R5F104LLGLA#U0<br>R5F104LCGLA#W0, R5F104LDGLA#W0, R5F104LEGLA#W0, R5F104LFGLA#W0,<br>R5F104LGGLA#W0, R5F104LHGLA#W0, R5F104LJGLA#W0, R5F104LKGLA#W0,<br>R5F104LLGLA#W0 |
|           | 64-pin plastic LQFP<br>(14 × 14 mm, 0.8 mm pitch)  | A                          | R5F104LCAP#V0, R5F104LDAFP#V0, R5F104LEAfp#V0, R5F104LFAFP#V0,<br>R5F104LGAFP#V0, R5F104LHAFP#V0, R5F104LJAfp#V0<br>R5F104LCAP#X0, R5F104LDAFP#X0, R5F104LEAfp#X0, R5F104LFAFP#X0,<br>R5F104LGAFP#X0, R5F104LHAFP#X0, R5F104LJAfp#X0   |
|           |  | D                          | R5F104LCDFP#V0, R5F104LDDFP#V0, R5F104LEDFP#V0, R5F104LFDFP#V0,<br>R5F104LGDFP#V0, R5F104LHDFP#V0, R5F104LJDFP#V0<br>R5F104LCDFP#X0, R5F104LDDFP#X0, R5F104LEDFP#X0, R5F104LFDFP#X0,<br>R5F104LGDFP#X0, R5F104LHDFP#X0, R5F104LJDFP#X0   |
|           |  | G                          | R5F104LCGFP#V0, R5F104LDGFP#V0, R5F104LEGFP#V0, R5F104LFGFP#V0,<br>R5F104LGGFP#V0, R5F104LHGFP#V0, R5F104LJGFP#V0<br>R5F104LCGFP#X0, R5F104LDGFP#X0, R5F104LEGFP#X0, R5F104LFGFP#X0,<br>R5F104LGGFP#X0, R5F104LHGFP#X0, R5F104LJGFP#X0   |

**Note** For the fields of application, refer to **Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14**.

**Caution** The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

### 1.3.4 40-pin products

- 40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch)



**Note** Mounted on the 96 KB or more code flash memory products.

**Caution** Connect the REGC pin to V<sub>SS</sub> pin via a capacitor (0.47 to 1  $\mu$ F).


**Remark 1.** For pin identification, see 1.4 Pin Identification.

**Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

**Remark 3.** It is recommended to connect an exposed die pad to V<sub>SS</sub>.

### 1.3.7 52-pin products

- 52-pin plastic LQFP (10 × 10 mm, 0.65 mm pitch)




**Caution** Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu$ F).

**Remark 1.** For pin identification, see 1.4 Pin Identification.

**Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

### 1.5.9 80-pin products



**Note**

The flash library uses RAM in self-programming and rewriting of the data flash memory.  
The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xL (x = G, L, M, P): Start address F3F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

(TA = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V) (3/5)

| Items               | Symbol           | Conditions   |   | MIN.                  | TYP. | MAX.                  | Unit |
|---------------------|------------------|--|---|-----------------------|------|-----------------------|------|
| Input voltage, high | V <sub>IH1</sub> | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147 | Normal input buffer                                   | 0.8 EV <sub>DD0</sub> |      | EV <sub>DD0</sub>     | V    |
|                     | V <sub>IH2</sub> | P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55, P80, P81, P142, P143   | TTL input buffer<br>4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 2.2                   |      | EV <sub>DD0</sub>     | V    |
|                     |                  |  | TTL input buffer<br>3.3 V ≤ EV <sub>DD0</sub> < 4.0 V | 2.0                   |      | EV <sub>DD0</sub>     | V    |
|                     |                  |  | TTL input buffer<br>1.6 V ≤ EV <sub>DD0</sub> < 3.3 V | 1.5                   |      | EV <sub>DD0</sub>     | V    |
|                     | V <sub>IH3</sub> | P20 to P27, P150 to P156   |   | 0.7 V <sub>DD</sub>   |      | V <sub>DD</sub>       | V    |
|                     | V <sub>IH4</sub> | P60 to P63   |   | 0.7 EV <sub>DD0</sub> |      | 6.0                   | V    |
| Input voltage, low  | V <sub>IL1</sub> | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147 | Normal input buffer                                   | 0                     |      | 0.2 EV <sub>DD0</sub> | V    |
|                     | V <sub>IL2</sub> | P01, P03, P04, P10, P14 to P17, P30, P43, P44, P50, P53 to P55, P80, P81, P142, P143   | TTL input buffer<br>4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 0                     |      | 0.8                   | V    |
|                     |                  |  | TTL input buffer<br>3.3 V ≤ EV <sub>DD0</sub> < 4.0 V | 0                     |      | 0.5                   | V    |
|                     |                  |  | TTL input buffer<br>1.6 V ≤ EV <sub>DD0</sub> < 3.3 V | 0                     |      | 0.32                  | V    |
|                     | V <sub>IL3</sub> | P20 to P27, P150 to P156   |   | 0                     |      | 0.3 V <sub>DD</sub>   | V    |
|                     | V <sub>IL4</sub> | P60 to P63   |   | 0                     |      | 0.3 EV <sub>DD0</sub> | V    |
|                     | V <sub>IL5</sub> | P121 to P124, P137, EXCLK, EXCLKS, RESET   |   | 0                     |      | 0.2 V <sub>DD</sub>   | V    |

**Caution** The maximum value of V<sub>IH</sub> of pins P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 is EV<sub>DD0</sub>, even in the N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

## (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

(TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, Vss = EVSS0 = EVSS1 = 0 V)

| Parameter             | Symbol | Conditions                             |   |   |                      | MIN.        | TYP. | MAX. | Unit |
|-----------------------|--------|--|---|---|----------------------|-------------|------|------|------|
| Supply current Note 1 | IDD1   | Operating mode                         | HS (high-speed main) mode Note 5        | fHO CO = 64 MHz,<br>fIH = 32 MHz Note 3 | Basic operation      | VDD = 5.0 V |      | 2.6  |      |
|                       |        |  |   |   |                      | VDD = 3.0 V |      | 2.6  |      |
|                       |        |  |   | fHO CO = 32 MHz,<br>fIH = 32 MHz Note 3 | Basic operation      | VDD = 5.0 V |      | 2.3  |      |
|                       |        |  |   |   |                      | VDD = 3.0 V |      | 2.3  |      |
|                       |        | HS (high-speed main) mode Note 5       | fHO CO = 64 MHz,<br>fIH = 32 MHz Note 3 | Normal operation                        | VDD = 5.0 V          |             | 5.4  | 10.2 | mA   |
|                       |        |  |   |   | VDD = 3.0 V          |             | 5.4  | 10.2 | mA   |
|                       |        |  | fHO CO = 32 MHz,<br>fIH = 32 MHz Note 3 | Normal operation                        | VDD = 5.0 V          |             | 5.0  | 9.6  | mA   |
|                       |        |  |   |   | VDD = 3.0 V          |             | 5.0  | 9.6  | mA   |
|                       |        |  | fHO CO = 48 MHz,<br>fIH = 24 MHz Note 3 | Normal operation                        | VDD = 5.0 V          |             | 4.2  | 7.8  | mA   |
|                       |        |  |   |   | VDD = 3.0 V          |             | 4.2  | 7.8  | mA   |
|                       |        | LS (low-speed main) mode Note 5        | fHO CO = 24 MHz,<br>fIH = 24 MHz Note 3 | Normal operation                        | VDD = 5.0 V          |             | 4.0  | 7.4  | mA   |
|                       |        |  |   |   | VDD = 3.0 V          |             | 4.0  | 7.4  | mA   |
|                       |        |  | fHO CO = 16 MHz,<br>fIH = 16 MHz Note 3 | Normal operation                        | VDD = 5.0 V          |             | 3.0  | 5.3  | mA   |
|                       |        |  |   |   | VDD = 3.0 V          |             | 3.0  | 5.3  | mA   |
|                       |        | LV (low-voltage main) mode Note 5      | fHO CO = 8 MHz,<br>fIH = 8 MHz Note 3   | Normal operation                        | VDD = 3.0 V          |             | 1.4  | 2.3  | mA   |
|                       |        |  |   |   | VDD = 2.0 V          |             | 1.4  | 2.3  | mA   |
|                       |        | HS (high-speed main) mode Note 5       | fMX = 20 MHz Note 2,<br>VDD = 5.0 V     | Normal operation                        | Square wave input    |             | 3.4  | 6.2  | mA   |
|                       |        |  |   |   | Resonator connection |             | 3.6  | 6.4  | mA   |
|                       |        |  | fMX = 20 MHz Note 2,<br>VDD = 3.0 V     | Normal operation                        | Square wave input    |             | 3.4  | 6.2  | mA   |
|                       |        |  |   |   | Resonator connection |             | 3.6  | 6.4  | mA   |
|                       |        |  | fMX = 10 MHz Note 2,<br>VDD = 5.0 V     | Normal operation                        | Square wave input    |             | 2.1  | 3.6  | mA   |
|                       |        |  |   |   | Resonator connection |             | 2.2  | 3.7  | mA   |
|                       |        | LS (low-speed main) mode Note 5        | fMX = 10 MHz Note 2,<br>VDD = 3.0 V     | Normal operation                        | Square wave input    |             | 2.1  | 3.6  | mA   |
|                       |        |  |   |   | Resonator connection |             | 2.2  | 3.7  | mA   |
|                       |        |  | fMX = 8 MHz Note 2,<br>VDD = 3.0 V      | Normal operation                        | Square wave input    |             | 1.2  | 2.2  | mA   |
|                       |        |  |   |   | Resonator connection |             | 1.2  | 2.3  | mA   |
|                       |        | Subsystem clock operation              | fMX = 8 MHz Note 2,<br>VDD = 2.0 V      | Normal operation                        | Square wave input    |             | 1.2  | 2.2  | mA   |
|                       |        |  |   |   | Resonator connection |             | 1.2  | 2.3  | mA   |
|                       |        |  | fSUB = 32.768 kHz Note 4<br>TA = -40°C  | Normal operation                        | Square wave input    |             | 4.9  | 7.1  | μA   |
|                       |        |  |   |   | Resonator connection |             | 4.9  | 7.1  | μA   |
|                       |        |  | fSUB = 32.768 kHz Note 4<br>TA = +25°C  | Normal operation                        | Square wave input    |             | 4.9  | 7.1  | μA   |
|                       |        |  |   |   | Resonator connection |             | 4.9  | 7.1  | μA   |
|                       |        | fSUB = 32.768 kHz Note 4<br>TA = +50°C | fSUB = 32.768 kHz Note 4<br>TA = +50°C  | Normal operation                        | Square wave input    |             | 5.1  | 8.8  | μA   |
|                       |        |  |   |   | Resonator connection |             | 5.1  | 8.8  | μA   |
|                       |        |  | fSUB = 32.768 kHz Note 4<br>TA = +70°C  | Normal operation                        | Square wave input    |             | 5.5  | 10.5 | μA   |
|                       |        |  |   |   | Resonator connection |             | 5.5  | 10.5 | μA   |
|                       |        | fSUB = 32.768 kHz Note 4<br>TA = +85°C | fSUB = 32.768 kHz Note 4<br>TA = +85°C  | Normal operation                        | Square wave input    |             | 6.5  | 14.5 | μA   |
|                       |        |  |   |   | Resonator connection |             | 6.5  | 14.5 | μA   |

(Notes and Remarks are listed on the next page.)

(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

(TA = -40 to +85°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>VSS0</sub> = EV<sub>VSS1</sub> = 0 V)

| Parameter                                     | Symbol        | Conditions                        |                                   | HS (high-speed main) mode |              | LS (low-speed main) mode |              | LV (low-voltage main) mode |      | Unit |
|---|---------------|-----------------------------------|-----------------------------------|---------------------------|--------------|--------------------------|--------------|----------------------------|------|------|
|   |               |                                   |                                   | MIN.                      | MAX.         | MIN.                     | MAX.         | MIN.                       | MAX. |      |
| SCKp cycle time                               | tkCY1         | tkCY1 ≥ 2/fCLK                    | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 62.5                      |              | 250                      |              | 500                        |      | ns   |
|   |               |                                   | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 83.3                      |              | 250                      |              | 500                        |      | ns   |
| SCKp high-/low-level width                    | tkH1,<br>tkL1 | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | tkCY1/2 - 7                       |                           | tkCY1/2 - 50 |                          | tkCY1/2 - 50 |                            | ns   |      |
|   |               |                                   | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | tkCY1/2 - 10              |              | tkCY1/2 - 50             |              | tkCY1/2 - 50               |      | ns   |
| Slp setup time (to SCKp↑)<br>Note 1           | tsIK1         | 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 23                                |                           | 110          |                          | 110          |                            | ns   |      |
|   |               |                                   | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 33                        |              | 110                      |              | 110                        |      | ns   |
| Slp hold time (from SCKp↑)<br>Note 2          | tksI1         | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 10                                |                           | 10           |                          | 10           |                            | ns   |      |
| Delay time from SCKp↓ to SOp output<br>Note 3 | tkso1         | C = 20 pF Note 4                  |                                   | 10                        |              | 10                       |              | 10                         |      | ns   |

**Note 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**Note 4.** C is the load capacitance of the SCKp and SOp output lines.

**Caution** Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark 1.** This value is valid only when CSI00's peripheral I/O redirect function is not used.

**Remark 2.** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),  
g: PIM and POM numbers (g = 1)

**Remark 3.** fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))



**(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)**(TA = -40 to +85°C, 1.6 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

(2/2)

| Parameter        | Symbol | Conditions | HS (high-speed main) mode         |              | LS (low-speed main) mode |              | LV (low-voltage main) mode |              | Unit |    |
|------------------|--------|------------|-----------------------------------|--------------|--------------------------|--------------|----------------------------|--------------|------|----|
|                  |        |            | MIN.                              | MAX.         | MIN.                     | MAX.         | MIN.                       | MAX.         |      |    |
| SSI00 setup time | tssik  | DAPmn = 0  | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 120          |                          | 120          |                            | 120          |      | ns |
|                  |        |            | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 200          |                          | 200          |                            | 200          |      | ns |
|                  |        |            | 1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 400          |                          | 400          |                            | 400          |      | ns |
|                  |        |            | 1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | —            |                          | 400          |                            | 400          |      | ns |
|                  |        | DAPmn = 1  | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 1/fMCK + 120 |                          | 1/fMCK + 120 |                            | 1/fMCK + 120 |      | ns |
|                  |        |            | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 1/fMCK + 200 |                          | 1/fMCK + 200 |                            | 1/fMCK + 200 |      | ns |
|                  |        |            | 1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 1/fMCK + 400 |                          | 1/fMCK + 400 |                            | 1/fMCK + 400 |      | ns |
|                  |        |            | 1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | —            |                          | 1/fMCK + 400 |                            | 1/fMCK + 400 |      | ns |
| SSI00 hold time  | tkssi  | DAPmn = 0  | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 1/fMCK + 120 |                          | 1/fMCK + 120 |                            | 1/fMCK + 120 |      | ns |
|                  |        |            | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 1/fMCK + 200 |                          | 1/fMCK + 200 |                            | 1/fMCK + 200 |      | ns |
|                  |        |            | 1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 1/fMCK + 400 |                          | 1/fMCK + 400 |                            | 1/fMCK + 400 |      | ns |
|                  |        |            | 1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | —            |                          | 1/fMCK + 400 |                            | 1/fMCK + 400 |      | ns |
|                  |        | DAPmn = 1  | 2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 120          |                          | 120          |                            | 120          |      | ns |
|                  |        |            | 1.8 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 200          |                          | 200          |                            | 200          |      | ns |
|                  |        |            | 1.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | 400          |                          | 400          |                            | 400          |      | ns |
|                  |        |            | 1.6 V ≤ EV <sub>DD0</sub> ≤ 5.5 V | —            |                          | 400          |                            | 400          |      | ns |

**Caution** Select the normal input buffer for the Slp pin and SCKp pin and the normal output mode for the SOOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM number (g = 3, 5)

**CSI mode connection diagram (during communication at same potential)****CSI mode connection diagram (during communication at same potential)  
(Slave Transmission of slave select input function (CSI00))**

**Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)

**Remark 2.** m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

**Absolute Maximum Ratings**

(2/2)

| Parameter                     | Symbols          | Conditions                   |  | Ratings                  | Unit |    |
|-------------------------------|------------------|------------------------------|--|--------------------------|------|----|
| Output current, high          | I <sub>OH1</sub> | Per pin                      | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147 | -40                      | mA   |    |
|                               |                  | Total of all pins<br>-170 mA | P00 to P04, P40 to P47, P102, P120, P130, P140 to P145   | -70                      | mA   |    |
|                               |                  |                              | P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147                               | -100                     | mA   |    |
|                               | I <sub>OH2</sub> | Per pin                      | P20 to P27, P150 to P156   | -0.5                     | mA   |    |
|                               |                  | Total of all pins            |  | -2                       | mA   |    |
|                               | I <sub>OL1</sub> | Per pin                      | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147 | 40                       | mA   |    |
|                               |                  | Total of all pins<br>170 mA  | P00 to P04, P40 to P47, P102, P120, P130, P140 to P145   | 70                       | mA   |    |
|                               |                  |                              | P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147                               | 100                      | mA   |    |
|                               |                  | I <sub>OL2</sub>             | Per pin  | P20 to P27, P150 to P156 | 1    | mA |
|                               |                  |                              | Total of all pins  |                          | 5    | mA |
| Operating ambient temperature | TA               | In normal operation mode     |  | -40 to +105              | °C   |    |
| Storage temperature           | T <sub>stg</sub> |                              |  |                          |      |    |

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**Note 1.** Total current flowing into V<sub>DD</sub>, EV<sub>DD0</sub>, and EV<sub>DD1</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub>, and EV<sub>DD1</sub>, or V<sub>SS</sub>, EV<sub>SS0</sub>, and EV<sub>SS1</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

**Note 2.** When high-speed on-chip oscillator and subsystem clock are stopped.

**Note 3.** When high-speed system clock and subsystem clock are stopped.

**Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.

**Note 5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 32 MHz

2.4 V ≤ V<sub>DD</sub> ≤ 5.5 V@1 MHz to 16 MHz

**Remark 1.** f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)


**Remark 2.** f<sub>HOCO</sub>: High-speed on-chip oscillator clock frequency (64 MHz max.)

**Remark 3.** f<sub>H</sub>: High-speed on-chip oscillator clock frequency (32 MHz max.)


**Remark 4.** f<sub>SUB</sub>: Subsystem clock frequency (XT1 clock oscillation frequency)

**Remark 5.** Except subsystem clock operation, temperature condition of the TYP. value is T<sub>A</sub> = 25°C



## AC Timing Test Points



## External System Clock Timing




## TI/TO Timing



### 3.5 Peripheral Functions Characteristics

AC Timing Test Points



#### 3.5.1 Serial array unit

##### (1) During communication at same potential (UART mode)

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq 5.5 \text{ V}$ ,  $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$ )

| Parameter            | Symbol | Conditions   | HS (high-speed main) Mode |                     | Unit |
|----------------------|--------|--|---------------------------|---------------------|------|
|                      |        |  | MIN.                      | MAX.                |      |
| Transfer rate Note 1 |        | $2.4 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$<br>Theoretical value of the maximum transfer rate<br>$f_{MCK} = f_{CLK}$ Note 3 |                           | $f_{MCK}/12$ Note 2 | bps  |
|                      |        |  |                           | 2.6                 | Mbps |

**Note 1.** Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

**Note 2.** The following conditions are required for low voltage interface when  $EV_{DD0} < V_{DD}$ .

$2.4 \text{ V} \leq EV_{DD0} < 2.7 \text{ V}$ : MAX. 1.3 Mbps


**Note 3.** The maximum operating frequencies of the CPU/peripheral hardware clock ( $f_{CLK}$ ) are:

HS (high-speed main) mode: 32 MHz (2.7 V  $\leq V_{DD} \leq 5.5 \text{ V}$ )


16 MHz (2.4 V  $\leq V_{DD} \leq 5.5 \text{ V}$ )

**Caution** Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



**Remark 1.** q: UART number ( $q = 0$  to  $3$ ), g: PIM and POM number ( $g = 0, 1, 5, 14$ )

**Remark 2.**  $f_{MCK}$ : Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

**Note 5.** The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when  $2.4 \text{ V} \leq \text{EVDD0} < 3.3 \text{ V}$  and  $1.6 \text{ V} \leq \text{Vb} \leq 2.0 \text{ V}$

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{\left(\frac{1}{\text{Transfer rate}}\right) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides

**Note 6.** This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to **Note 5** above to calculate the maximum transfer rate under conditions of the customer.

**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and Vil, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

- (4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI0, ANI2 to ANI14, ANI16 to ANI20

(TA = -40 to +105°C, 2.4 V ≤ VDD ≤ 5.5 V, 1.6 V ≤ EVDD = EVDD1 ≤ VDD, VSS = EVSS0 = EVSS1 = 0 V,

Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM = 0 V Note 4, HS (high-speed main) mode)

| Parameter                           | Symbol | Conditions       |                     | MIN. | TYP. | MAX.        | Unit  |
|-------------------------------------|--------|------------------|---------------------|------|------|-------------|-------|
| Resolution                          | RES    |                  |                     | 8    |      | bit         |       |
| Conversion time                     | tCONV  | 8-bit resolution | 2.4 V ≤ VDD ≤ 5.5 V | 17   |      | 39          | μs    |
| Zero-scale error Notes 1, 2         | Ezs    | 8-bit resolution | 2.4 V ≤ VDD ≤ 5.5 V |      |      | ±0.60       | % FSR |
| Integral linearity error Note 1     | ILE    | 8-bit resolution | 2.4 V ≤ VDD ≤ 5.5 V |      |      | ±2.0        | LSB   |
| Differential linearity error Note 1 | DLE    | 8-bit resolution | 2.4 V ≤ VDD ≤ 5.5 V |      |      | ±1.0        | LSB   |
| Analog input voltage                | VAIN   |                  |                     | 0    |      | VBGR Note 3 | V     |

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

Note 4. When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add ±0.35%FSR to the MAX. value when reference voltage (-) = AVREFM.


Integral linearity error: Add ±0.5 LSB to the MAX. value when reference voltage (-) = AVREFM.

Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.

### 3.10 Timing of Entry to Flash Memory Programming Modes

(TA = -40 to +105°C, 2.4 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>VSS0</sub> = EV<sub>VSS1</sub> = 0 V)

| Parameter  | Symbol | Conditions   | MIN. | TYP. | MAX. | Unit |
|--|--------|--|------|------|------|------|
| How long from when an external reset ends until the initial communication settings are specified   | tsINIT | POR and LVD reset must end before the external reset ends. |      |      | 100  | ms   |
| How long from when the TOOL0 pin is placed at the low level until an external reset ends   | tsU    | POR and LVD reset must end before the external reset ends. | 10   |      |      | μs   |
| How long the TOOL0 pin must be kept at the low level after an external reset ends<br>(excluding the processing time of the firmware to control the flash memory) | tHD    | POR and LVD reset must end before the external reset ends. | 1    |      |      | ms   |



<1> The low level is input to the TOOL0 pin.

<2> The external reset ends (POR and LVD reset must end before the external reset ends).

<3> The TOOL0 pin is set to the high level.

<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

**Remark** tsINIT: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.


tsU: How long from when the TOOL0 pin is placed at the low level until a pin reset ends

tHD: How long to keep the TOOL0 pin at the low level from when the external resets end  
(excluding the processing time of the firmware to control the flash memory)

## 4.2 32-pin products

R5F104BAANA, R5F104BCANA, R5F104BDANA, R5F104BEANA, R5F104BFANA, R5F104BGANA  
 R5F104BADNA, R5F104BCDNA, R5F104BDDNA, R5F104BEDNA, R5F104BFDNA, R5F104BGDNA  
 R5F104BAGNA, R5F104BCGNA, R5F104BDGNA, R5F104BEGNA, R5F104BFGNA, R5F104BGGNA


| JEITA Package Code | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-HWQFN32-5x5-0.50 | PWQN0032KB-A | P32K8-50-3B4-4 | 0.06            |



#### 4.4 40-pin products

R5F104EAANA, R5F104ECANA, R5F104EDANA, R5F104EEANA, R5F104EFANA, R5F104EGANA,  
 R5F104EHANA  
 R5F104EADNA, R5F104ECDNA, R5F104EDDNA, R5F104EEDNA, R5F104EFDNA, R5F104EGDNA,  
 R5F104EHDNA  
 R5F104EAGNA, R5F104ECGNA, R5F104EDGNA, R5F104EEGNA, R5F104EFGNA, R5F104EGGNA,  
 R5F104EHGNA



| JEITA Package Code | RENESAS Code | Previous Code  | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-HWQFN40-6x6-0.50 | PWQN0040KC-A | P40K8-50-4B4-4 | 0.09            |



©2012 Renesas Electronics Corporation. All rights reserved.

R5F104GAANA, R5F104GCANA, R5F104GDANA, R5F104GEANA, R5F104GFANA, R5F104GGANA,  
 R5F104GHANA, R5F104GJANA  
 R5F104GADNA, R5F104GCDNA, R5F104GDDNA, R5F104GEDNA, R5F104GFDNA, R5F104GGDNA,  
 R5F104GHDNA, R5F104GJDNA  
 R5F104GAGNA, R5F104GCGNA, R5F104GDGNA, R5F104GEGNA, R5F104GFGNA, R5F104GGGNA,  
 R5F104GHGNA, R5F104GJGNA  
 R5F104GKANA, R5F104GLANA  
 R5F104GKGNA, R5F104GLGNA

| JEITA Package Code | RENESAS Code | Previous Code             | MASS (TYP.) [g] |
|--------------------|--------------|---------------------------|-----------------|
| P-HWQFN48-7x7-0.50 | PWQN0048KB-A | 48PQN-A<br>P48K8-50-5B4-5 | 0.13            |




| Reference Symbol | Dimension in Millimeters |      |      |
|------------------|--------------------------|------|------|
|                  | Min                      | Nom  | Max  |
| D                | 6.95                     | 7.00 | 7.05 |
| E                | 6.95                     | 7.00 | 7.05 |
| A                | 0.70                     | 0.75 | 0.80 |
| b                | 0.18                     | 0.25 | 0.30 |
| [e]              | —                        | 0.50 | —    |
| Lp               | 0.30                     | 0.40 | 0.50 |
| x                | —                        | —    | 0.05 |
| y                | —                        | —    | 0.05 |

| ITEM                       | D2  |      |      | E2   |      |      |      |
|----------------------------|-----|------|------|------|------|------|------|
|                            | MIN | NOM  | MAX  | MIN  | NOM  | MAX  |      |
| EXPOSED DIE PAD VARIATIONS | A   | 5.45 | 5.50 | 5.55 | 5.45 | 5.50 | 5.55 |

©2012 Renesas Electronics Corporation. All rights reserved.

R5F104LCALA, R5F104LDALA, R5F104LEALA, R5F104LFALA, R5F104LGALA, R5F104LHALA, R5F104LJALA  
 R5F104LKALA, R5F104LLALA  
 R5F104LCGLA, R5F104LDGLA, R5F104LEGGLA, R5F104LFGLA, R5F104LGGLA, R5F104LHGLA, R5F104LJGLA  
 R5F104LKGLA, R5F104LLGLA

### 64-PIN PLASTIC FLGA (5x5)



© 2011 Renesas Electronics Corporation. All rights reserved.