

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?


"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104lfafp-v0

## **1.3.3 36-pin products**

• 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)



	Α	В	С	D	E	F	
6	P60/SCLA0	VDD	P121/X1	P122/X2/EXCLK	P137/INTP0	P40/TOOL0	6
5	P62/SSI00	P61/SDAA0	Vss	REGC	RESET	P120/ANI19/ VCOUT0 Note	5
4	P72/SO21	P71/SI21/ SDA21	P14/RxD2/SI20/ SDA20/TRDIOD0/ (SCLA0)	P31/TI03/TO03/ INTP4/PCLBUZ0/ (TRJIO0)	P00/TI00/TxD1/ TRGCLKA/ (TRJO0)	P01/TO00/ RxD1/TRGCLKB/ TRJIO0	4
3	P50/INTP1/ SI00/RxD0/ TOOLRxD/ SDA00/TRGIOA/ (TRJO0)	P70/SCK21/ SCL21	P15/PCLBUZ1/ SCK20/SCL20/ TRDIOB0/ (SDAA0)	P22/ANI2/ ANO0 Note	P20/ANI0/ AVREFP	P21/ANI1/ AVREFM	3
2	P30/INTP3/ SCK00/SCL00/ TRJO0	P16/TI01/TO01/ INTP5/TRDIOC0/ IVREF0 Note/ (RXD0)	P12/SO11/ TRDIOB1/ IVREF1 Note	P11/SI11/ SDA11/ TRDIOC1	P24/ANI4	P23/ANI3/ ANO1 <sup>Note</sup>	2
1	P51/INTP2/ SO00/TxD0/ TOOLTxD/ TRGIOB	P17/TI02/TO02/ TRDIOA0/ TRDCLK/ IVCMP0 Note/ (TXD0)	P13/TxD2/ SO20/TRDIOA1/ IVCMP1 Note	P10/SCK11/ SCL11/ TRDIOD1	P147/ANI18/ VCOUT1 Note	P25/ANI5	1
•	Δ	R	C.	n	F	F	

**Note** Mounted on the 96 KB or more code flash memory products.


Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu$ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

### 1.3.5 44-pin products

• 44-pin plastic LQFP (10 × 10 mm, 0.8 mm pitch)



Note Mounted on the 96 KB or more code flash memory products.


Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu$ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

### 1.3.10 100-pin products

• 100-pin plastic LFQFP (14 × 14 mm, 0.5 mm pitch)



Note Mounted on the 384 KB or more code flash memory products.

- Caution 1. Make EVsso, EVss1 pins the same potential as Vss pin.
- Caution 2. Make VDD pin the potential that is higher than EVDD0, EVDD1 pins (EVDD0 = EVDD1).
- Caution 3. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu\text{F}).$
- Remark 1. For pin identification, see 1.4 Pin Identification.
- **Remark 2.** When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD, EVDD0 and EVDD1 pins and connect the Vss, EVss0 and EVss1 pins to separate ground lines.
- **Remark 3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

#### 1.6 Outline of Functions

[30-pin, 32-pin, 36-pin, 40-pin products (code flash memory 16 KB to 64 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

					(1/2			
		30-pin	32-pin	36-pin	40-pin			
	Item	R5F104Ax (x = A, C to E)	R5F104Bx (x = A, C to E)	R5F104Cx (x = A, C to E)	R5F104Ex (x = A, C to E)			
Code flash me	mory (KB)	16 to 64	16 to 64	16 to 64	16 to 64			
Data flash men	mory (KB)	4	4	4	4			
RAM (KB)		2.5 to 5.5 Note	2.5 to 5.5 Note	2.5 to 5.5 Note	2.5 to 5.5 Note			
Address space		1 MB						
Main system clock	High-speed system clock  High-speed on-chip oscillator clock (fiH)	HS (high-speed main) mo HS (high-speed main) mo LS (low-speed main) mo LV (low-voltage main) mo HS (high-speed main) mo HS (high-speed main) mo LS (low-speed main) mo	ation, external main syster de: 1 to 20 MHz (VDD = 2 de: 1 to 16 MHz (VDD = 1.8 de: 1 to 4 MHz (VDD = 1.8 de: 1 to 32 MHz (VDD = 1.6 de: 1 to 16 MHz (VDD = 2.6 de: 1 to 16 MHz (VDD = 1.8 de: 1 to 18 MHz (VDD = 1.8 de: 18 MHz (VDD = 1.8 d	.7 to 5.5 V), .4 to 5.5 V), .8 to 5.5 V), .6 to 5.5 V) .7 to 5.5 V), .4 to 5.5 V), to 5.5 V),				
		LV (low-voltage main) mo	de: 1 to 4 MHz (VDD = 1.6	to 5.5 V)	T			
Subsystem clo	ck		_		XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz			
Low-speed on-	chip oscillator clock	15 kHz (TYP.): VDD = 1.6	to 5.5 V		•			
General-purpo	se register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)						
Minimum instru	uction execution time	0.03125 μs (High-speed o	on-chip oscillator clock: file	= 32 MHz operation)				
		0.05 μs (High-speed syste	em clock: fmx = 20 MHz op	eration)				
		— 30.5 μs (Subsystem clock: fsub = 32.768 loperation)						
Instruction set		<ul> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/logical operation (8/16 bits)</li> <li>Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits)</li> <li>Multiplication and Accumulation (16 bits × 16 bits + 32 bits)</li> <li>Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li> </ul>						
I/O port	Total	26	28	32	36			
	CMOS I/O	21	22	26	28			
	CMOS input	3	3	3	5			
	CMOS output	_	_	_	_			
	N-ch open-drain I/O (6 V tolerance)	2	3	3	3			
Timer	16-bit timer	8 channels (TAU: 4 channels, Timer f	RJ: 1 channel, Timer RD: 2	channels, Timer RG: 1 c	hannel)			
	Watchdog timer	1 channel						
	Real-time clock (RTC)	1 channel						
	12-bit interval timer	1 channel						
	Timer output	Timer outputs: 13 channel PWM outputs: 9 channels						
	RTC output		-		1 • 1 Hz (subsystem clock: fsue = 32.768 kHz)			

(Note is listed on the next page.)

[80-pin, 100-pin products (code flash memory 384 KB to 512 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

		80-pin	100-pin			
	Item	R5F104Mx	R5F104Px			
		(x = K, L)	(x = K, L)			
Code flash me	mory (KB)	384 to 512	384 to 512			
Data flash mer	mory (KB)	8	8			
RAM (KB)		32 to 48 <sup>Note</sup>	32 to 48 <sup>Note</sup>			
Address space	:	1 MB				
Main system clock	High-speed system clock	HS (high-speed main) mode: 1 to 16 MHz (VLS (low-speed main) mode: 1 to 8 MHz (VLS)	system clock input (EXCLK) YDD = 2.7 to 5.5 V), YDD = 2.4 to 5.5 V), DD = 1.8 to 5.5 V), DD = 1.6 to 5.5 V)			
	High-speed on-chip oscillator clock (fін)	HS (high-speed main) mode: 1 to 16 MHz (VLS (low-speed main) mode: 1 to 8 MHz (VLS)	(DD = 2.7 to 5.5 V), (DD = 2.4 to 5.5 V), (DD = 1.8 to 5.5 V), (DD = 1.6 to 5.5 V)			
Subsystem clo	ck	XT1 (crystal) oscillation, external subsystem c	lock input (EXCLKS) 32.768 kHz			
Low-speed on-	chip oscillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V				
General-purpo	se register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)				
Minimum instru	uction execution time	0.03125 μs (High-speed on-chip oscillator clo	ck: fiн = 32 MHz operation)			
		0.05 μs (High-speed system clock: fмx = 20 M	Hz operation)			
		30.5 μs (Subsystem clock: fsub = 32.768 kHz	operation)			
Instruction set		<ul> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/logical operation (8/16 bits)</li> <li>Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits)</li> <li>Multiplication and Accumulation (16 bits × 16 bits + 32 bits)</li> <li>Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li> </ul>				
I/O port	Total	74	92			
	CMOS I/O	64	82			
	CMOS input	5	5			
	CMOS output	1	1			
	N-ch open-drain I/O (6 V tolerance)	4	4			
Timer	16-bit timer	12 channels (TAU: 8 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel)				
	Watchdog timer	1 channel				
	Real-time clock (RTC)	1 channel				
	12-bit interval timer	1 channel				
	Timer output	Timer outputs: 18 channels PWM outputs: 12 channels				
	RTC output	1 • 1 Hz (subsystem clock: fsub = 32.768 kHz)				

Note

In the case of the 48 KB, this is about 47 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/G14 User's Manual).

(2/2)

		<u> </u>	(2/2)		
		80-pin	100-pin		
I	tem	R5F104Mx	R5F104Px		
		(x = K, L)	(x = K, L)		
Clock output/buzz	zer output	2	2		
		<ul> <li>2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation)</li> <li>256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fsub = 32.768 kHz operation)</li> </ul>			
8/10-bit resolution	n A/D converter	17 channels	20 channels		
D/A converter		2 channels	2 channels		
Comparator		2 channels	2 channels		
Serial interface		<ul> <li>[80-pin, 100-pin products]</li> <li>CSI: 2 channels/UART (UART supporting L</li> <li>CSI: 2 channels/UART: 1 channel/simplified</li> <li>CSI: 2 channels/UART: 1 channel/simplified</li> <li>CSI: 2 channels/UART: 1 channel/simplified</li> </ul>	I <sup>2</sup> C: 2 channels I <sup>2</sup> C: 2 channels		
	I <sup>2</sup> C bus	2 channels	2 channels		
Data transfer controller (DTC) 39 sources 39 sources					
Event link control	ler (ELC)	Event input: 26 Event trigger output: 9			
Vectored inter-	Internal	32	32		
rupt sources	External	13	13		
Key interrupt		8	8		
Reset		Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Internal reset by RAM parity error Internal reset by illegal-memory access	n Note		
Power-on-reset c	ircuit	<ul> <li>Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C)         <ul> <li>1.51 ±0.06 V (TA = -40 to +105°C)</li> </ul> </li> <li>Power-down-reset: 1.50 ±0.04 V (TA = -40 to +85°C)         <ul> <li>1.50 ±0.06 V (TA = -40 to +105°C)</li> </ul> </li> </ul>			
Voltage detector		1.63 V to 4.06 V (14 stages)			
On-chip debug fu	nction	Provided			
Power supply vol	tage	V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = -40 to +85°C) V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> = -40 to +105°C)			
Operating ambier	nt temperature	TA = -40 to +85°C (A: Consumer applications, D: Industrial applications), TA = -40 to +105°C (G: Industrial applications)			

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or onchip debug emulator.

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$ 

 $2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V@1 MHz}$  to 16 MHz

LS (low-speed main) mode: 1.8 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 4 MHz

- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
  Remark 3. filh: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C


#### (4) Peripheral Functions (Common to all products)

#### (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)


Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscilla- tor operating current	IFIL Note 1				0.20		μΑ
RTC operating current	I <sub>RTC</sub> Notes 1, 2, 3				0.02		μΑ
12-bit interval timer operat- ing current	IT Notes 1, 2, 4				0.02		μΑ
Watchdog timer operating current	I <sub>WDT</sub> Notes 1, 2, 5	fi∟ = 15 kHz			0.22		μΑ
A/D converter operating current	I <sub>ADC</sub> Notes 1, 6	When conversion at maximum speed	Normal mode, AVREFP = VDD = 5.0 V		1.3	1.7	mA
			Low voltage mode, AVREFP = VDD = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	IADREF Note 1				75.0		μА
Temperature sensor operating current	ITMPS Note 1				75.0		μΑ
D/A converter operating current	IDAC Notes 1, 11, 13	Per D/A converter channel			1.5	mA	
Comparator operating cur-	ICMP Notes 1, 12, 13	V <sub>DD</sub> = 5.0 V,	Window mode		12.5		μА
rent		Regulator output voltage = 2.1 V	Comparator high-speed mode		6.5		μΑ
			Comparator low-speed mode		1.7		μΑ
		V <sub>DD</sub> = 5.0 V,	Window mode		8.0		μΑ
		Regulator output voltage = 1.8 V	Comparator high-speed mode		4.0		μΑ
			Comparator low-speed mode		1.3		μΑ
LVD operating current	I <sub>LVD</sub> Notes 1, 7				0.08		μΑ
Self-programming operating current	IFSP Notes 1, 9				2.50	12.20	mA
BGO operating current	I <sub>BGO</sub> Notes 1, 8				2.50	12.20	mA
SNOOZE operating current	I <sub>SNOZ</sub> Note 1	ADC operation	The mode is performed Note 10		0.50	0.60	mA
			The A/D conversion operations are performed, Low voltage mode, AVREFP = VDD = 3.0 V		1.20	1.44	
		CSI/UART operation			0.70	0.84	
		DTC operation			3.10		

- Note 1. Current flowing to VDD.
- Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- Note 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.


#### Interrupt Request Input Timing



## Key Interrupt Input Timing



## RESET Input Timing



# (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$  (3/3)

Parameter	Symbol	Symbol Conditions HS (high-speed r mode			,	peed main) ode	,	ltage main) ode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) Note 1	tsıĸ1	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	44		110		110		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{Cb} = 30 \text{ pF}, \text{Rb} = 2.7 \text{ k}\Omega $	44		110		110		ns
		$\begin{array}{l} 1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} \text{ Note 2}, \\ \text{C}_{\text{b}} = 30 \text{ pF}, \text{R}_{\text{b}} = 5.5 \text{ k}\Omega \end{array}$	110		110		110		ns
SIp hold time (from SCKp↓) Note 1	tksi1	$ \begin{aligned} &4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ &\text{Cb} = 30 \text{ pF}, \text{ Rb} = 1.4 \text{ k}\Omega \end{aligned} $	19		19		19		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{Cb} = 30 \text{ pF}, \text{ Rb} = 2.7 \text{ k}\Omega $	19		19		19		ns
		$\begin{split} 1.8 \ V &\leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V \ ^{\text{Note 2}}, \\ C_b &= 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$	19		19		19		ns
Delay time from SCKp↑ to SOp output Note 1	tkso1	$ \begin{aligned} 4.0 & \ V \le EV_{DD0} \le 5.5 \ V, \\ 2.7 & \ V \le V_b \le 4.0 \ V, \\ C_b & = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $		25		25		25	ns
		$\label{eq:controller} \begin{split} 2.7 \ & V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ & V \leq V_b \leq 2.7 \ V, \\ C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$		25		25		25	ns
		$ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} \text{ Note 2}, \\ &\text{Cb} = 30 \text{ pF}, \text{ Rb} = 5.5 \text{ k}\Omega \end{aligned} $		25		25		25	ns

Note 1. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

Note 2. Use it with  $EV_{DD0} \ge V_b$ .

## (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode)

(TA = -40 to +85°C, 1.8 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	/mbol Conditions		HS (high-speed main) mode		speed main) node	LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	1
SCLr clock frequency	fscL	$ \begin{aligned} &4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $		1000 Note 1		300 Note 1		300 Note 1	kHz
		$ 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega $		1000 Note 1		300 Note 1		300 Note 1	kHz
		$ \begin{aligned} 4.0 \ & V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ & V \leq V_b \leq 4.0 \ V, \\ C_b = 100 \ pF, \ R_b = 2.8 \ k\Omega \end{aligned} $		400 Note 1		300 Note 1		300 Note 1	kHz
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 100 \text{ pF}, \text{R}_{\text{b}} = 2.7 \text{ k}\Omega $		400 Note 1		300 Note 1		300 Note 1	kHz
		$\begin{split} 1.8 \ V &\leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V \ ^{Note \ 2}, \\ C_b &= 100 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$		300 Note 1		300 Note 1		300 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$ \begin{aligned} &4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ &2.7 \; V \leq V_b \leq 4.0 \; V, \\ &C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $	475		1550		1550		ns
		$ \begin{aligned} &2.7 \; \text{V} \leq \text{EV}_{\text{DD0}} < 4.0 \; \text{V}, \\ &2.3 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.7 \; \text{V}, \\ &C_{\text{b}} = 50 \; \text{pF}, \; R_{\text{b}} = 2.7 \; \text{k}\Omega \end{aligned} $	475		1550		1550		ns
		$ \begin{aligned} &4.0 \; \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \; \text{V}, \\ &2.7 \; \text{V} \leq \text{V}_{\text{b}} \leq 4.0 \; \text{V}, \\ &\text{C}_{\text{b}} = 100 \; \text{pF}, \; \text{R}_{\text{b}} = 2.8 \; \text{k} \Omega \end{aligned} $	1150		1550		1550		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{Cb} = 100 \text{ pF}, \text{Rb} = 2.7 \text{ k}\Omega $	1150		1550		1550		ns
		$\begin{split} 1.8 \ V &\leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V \ ^{Note \ 2}, \\ C_b &= 100 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$	1550		1550		1550		ns
Hold time when SCLr = "H"	thigh	$ \begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{aligned} $	245		610		610		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 50 \text{ pF}, \text{R}_{\text{b}} = 2.7 \text{ k}\Omega $	200		610		610		ns
		$ \begin{aligned} &4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ &\text{Cb} = 100 \text{ pF}, \text{Rb} = 2.8 \text{ k}\Omega \end{aligned} $	675		610		610		ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 100 \text{ pF}, \text{R}_{\text{b}} = 2.7 \text{ k}\Omega $	600		610		610		ns
		$\begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V} \text{ Note 2}, \\ &C_{\text{b}} = 100 \text{ pF}, \text{ Rb} = 5.5 \text{ k}\Omega \end{aligned}$	610		610		610		ns

- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 3.** When high-speed system clock and subsystem clock are stopped.
- Note 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{\textcircled{Q}}1 \text{ MHz}$  to 32 MHz  $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{\textcircled{Q}}1 \text{ MHz}$  to 16 MHz
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)

  Remark 3. fil: High-speed on-chip oscillator clock frequency (32 MHz max.)

  Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

<R>

## (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)


(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit		
Supply cur-	IDD2	HALT mode	HS (high-speed main)	fHOCO = 64 MHz,	V <sub>DD</sub> = 5.0 V		0.93	5.16	mA		
rent Note 1	Note 2		mode Note 7	fih = 32 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.93	5.16	1		
				fHOCO = 32 MHz,	V <sub>DD</sub> = 5.0 V		0.5	4.47			
				fiH = 32 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.5	4.47	1		
				fHOCO = 48 MHz,	V <sub>DD</sub> = 5.0 V		0.72	4.08	1		
				fiH = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.72	4.08	1		
				fHOCO = 24 MHz,	V <sub>DD</sub> = 5.0 V		0.42	3.51	1		
				fih = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.42	3.51			
				fHOCO = 16 MHz,	V <sub>DD</sub> = 5.0 V		0.39	2.38			
	fiH =	fih = 16 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.39	2.38					
			HS (high-speed main)	fmx = 20 MHz Note 3,	Square wave input		0.31	2.83	mA		
			mode Note 7	V <sub>DD</sub> = 5.0 V	Resonator connection		0.41	2.92			
				f <sub>MX</sub> = 20 MHz Note 3,	Square wave input		0.31	2.83			
	V <sub>DD</sub> = 3.0 V	V <sub>DD</sub> = 3.0 V	Resonator connection		0.41	2.92					
				f <sub>MX</sub> = 10 MHz Note 3,	Square wave input		0.21	1.46			
			V <sub>DD</sub> = 5.0 V	Resonator connection		0.26	1.57				
				f <sub>MX</sub> = 10 MHz Note 3, Square wave input	Square wave input		0.21	1.46			
			V <sub>DD</sub> = 3.0 V	Resonator connection		0.26	1.57				
			Subsystem clock oper-	fsuB = 32.768 kHz Note 5,	Square wave input		0.31	0.76	μΑ		
			ation	ation	ation	TA = -40°C	Resonator connection		0.50	0.95	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.38	0.76			
				T <sub>A</sub> = +25°C	Resonator connection		0.57	0.95			
				fsub = 32.768 kHz Note 5,	Square wave input		0.47	3.59			
				T <sub>A</sub> = +50°C	Resonator connection		0.70	3.78			
				fsub = 32.768 kHz Note 5,	Square wave input		0.80	6.20			
				T <sub>A</sub> = +70°C	Resonator connection		1.00	6.39			
				fsub = 32.768 kHz Note 5,	Square wave input		1.65	10.56			
				T <sub>A</sub> = +85°C	Resonator connection		1.84	10.75			
				fsub = 32.768 kHz Note 5,	Square wave input		8.00	65.7			
				T <sub>A</sub> = +105°C	Resonator connection		8.00	65.7			
	IDD3	STOP mode	T <sub>A</sub> = -40°C				0.19	0.63	μΑ		
	Note 6 Note 8 $T_A = +25^{\circ}C$	T <sub>A</sub> = +25°C				0.30	0.63				
			T <sub>A</sub> = +50°C				0.41	3.47			
			T <sub>A</sub> = +70°C				0.80	6.08			
			T <sub>A</sub> = +85°C				1.53	10.44			
			T <sub>A</sub> = +105°C				6.50	67.14			

(Notes and Remarks are listed on the next page.)

## 3.5 Peripheral Functions Characteristics

**AC Timing Test Points** 



#### 3.5.1 Serial array unit

#### (1) During communication at same potential (UART mode)

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	HS (high-spee	ed main) Mode	Unit
			MIN.	MAX.	
Transfer rate Note 1		2.4 V ≤ EVDD0 ≤ 5.5 V		fMCK/12 Note 2	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 3		2.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. The following conditions are required for low voltage interface when EVDD0 < VDD.

 $2.4 \text{ V} \le \text{EV}_{DD0} < 2.7 \text{ V: MAX. } 1.3 \text{ Mbps}$ 


Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are:

HS (high-speed main) mode: 32 MHz (2.7 V  $\leq$  VDD  $\leq$  5.5 V)


16 MHz (2.4 V  $\leq$  VDD  $\leq$  5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

#### **UART** mode connection diagram (during communication at same potential)



#### UART mode bit width (during communication at same potential) (reference)




Remark 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 2. fmck: Serial array unit operation clock frequency


 $(Operation\ clock\ to\ be\ set\ by\ the\ CKSmn\ bit\ of\ serial\ mode\ register\ mn\ (SMRmn).\ m:\ Unit\ number,$ 


n: Channel number (mn = 00 to 03, 10 to 13))

#### **UART** mode connection diagram (during communication at different potential)



#### UART mode bit width (during communication at different potential) (reference)





- **Remark 1.**  $Rb[\Omega]$ : Communication line (TxDq) pull-up resistance,
  - Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage
- Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)
- Remark 3. fmck: Serial array unit operation clock frequency
  - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
  - m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))
- Remark 4. UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI0, ANI2 to ANI14, ANI16 to ANI20

(TA = -40 to +105°C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, 1.6 V  $\leq$  EVDD = EVDD1  $\leq$  VDD, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM = 0 V Note 4, HS (high-speed main) mode)

Parameter	Symbol	Co	MIN.	TYP.	MAX.	Unit	
Resolution	RES				8		
Conversion time	tconv	8-bit resolution	$2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	% FSR
Integral linearity error Note 1	ILE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	Vain			0		V <sub>BGR</sub> Note 3	V

**Note 1.** Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.


**Note 4.** When reference voltage (-) = Vss, the MAX. values are as follows.


Zero-scale error: Add  $\pm 0.35\%$ FSR to the MAX. value when reference voltage (-) = AVREFM. Integral linearity error: Add  $\pm 0.5$  LSB to the MAX. value when reference voltage (-) = AVREFM. Differential linearity error: Add  $\pm 0.2$  LSB to the MAX. value when reference voltage (-) = AVREFM.


## 4.2 32-pin products


R5F104BAANA, R5F104BCANA, R5F104BDANA, R5F104BEANA, R5F104BFANA, R5F104BGANA R5F104BADNA, R5F104BCDNA, R5F104BDNA, R5F104BEDNA, R5F104BFDNA, R5F104BGDNA R5F104BAGNA, R5F104BCGNA, R5F104BDGNA, R5F104BEGNA, R5F104BGNA, R5F104BGNA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-HWQFN32-5x5-0.50	PWQN0032KB-A	P32K8-50-3B4-4	0.06









Referance Symbol	Dimension in Millimeters				
	Min	Nom	Max		
D	4.95	5.00	5.05		
Е	4.95	5.00	5.05		
Α	0.70	0.75	0.80		
b	0.18	0.25	0.30		
е		0.50	_		
Lp	0.30	0.40	0.50		
х —			0.05		
у	_	_	0.05		


	ITEM		D2		E2			
			MIN	NOM	MAX	MIN	MOM	MAX
	EXPOSED DIE PAD VARIATIONS	Α	3.45	3.50	3.55	3.45	3.50	3.55

© 2012 Renesas Electronics Corporation. All rights reserved.

#### 4.7 52-pin products

R5F104JCAFA, R5F104JDAFA, R5F104JEAFA, R5F104JFAFA, R5F104JGAFA, R5F104JHAFA, R5F104JJAFA R5F104JCDFA, R5F104JDDFA, R5F104JEDFA, R5F104JFDFA, R5F104JDFA, R5F104JDFA R5F104JCGFA, R5F104JDGFA, R5F104JEGFA, R5F104JFGFA, R5F104JGGFA, R5F104JHGFA, R5F104JJGFA


JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP52-10x10-0.65	PLQP0052JA-A	P52GB-65-GBS-1	0.3



	(UNIT:mm)
ITEM	DIMENSIONS
D	10.00±0.10
Е	10.00±0.10
HD	12.00±0.20
HE	12.00±0.20
A	1.70 MAX.
A1	0.10±0.05
A2	1.40
b	0.32±0.05
С	0.145±0.055
L	0.50±0.15
θ	0° to 8°
е	0.65
х	0.13
у	0.10


© 2012 Renesas Electronics Corporation. All rights reserved.

R5F104MKAFB, R5F104MLAFB R5F104MKGFB, R5F104MLGFB




R5F104MFAFA, R5F104MGAFA, R5F104MHAFA, R5F104MJAFA R5F104MFDFA, R5F104MGDFA, R5F104MHDFA, R5F104MJDFA R5F104MFGFA, R5F104MGGFA, R5F104MHGFA, R5F104MJGFA R5F104MKAFA, R5F104MLAFA R5F104MKGFA, R5F104MLGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP80-14x14-0.65	PLQP0080JB-E	P80GC-65-UBT-2	0.69



y S



detail of lead end

Referance	Dimension in Millimeters				
Symbol	Min	Nom	Max		
D	13.80	14.00	14.20		
Е	13.80	14.00	14.20		
HD	17.00	17.20	17.40		
HE	17.00 17.20		17.40		
Α			1.70		
A1 0.05		0.125	0.20		
A2	1.35	1.40	1.45		
A3		0.25			
bp	0.26	0.32	0.38		
С	0.10	0.145	0.20		
L		0.80			
Lp	0.736	0.886	1.036		
L1	1.40	1.60	1.80		
θ	θ 0°		8°		
е	е —				
х	х —		0.13		
у —			0.10		
ZD	_	0.825			
ZE		0.825			

© 2012 Renesas Electronics Corporation. All rights reserved.