

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Ξ·ΧΕΙ

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	192KB (192K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104lhafa-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.3.7 52-pin products

• 52-pin plastic LQFP (10 × 10 mm, 0.65 mm pitch)



Note 1. Mounted on the 96 KB or more code flash memory products.

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 $\mu\text{F}).$

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

RENESAS

1.4 Pin Identification

ANI0 to ANI14,:	Analog input	RxD0 to RxD3:	Receive data
ANI16 to ANI20		SCK00, SCK01, SCK10,:	Serial clock input/output
ANO0, ANO1:	Analog output	SCK11, SCK20, SCK21,	
AVREFM:	A/D converter reference	SCK30, SCK31	
	potential (– side) input	SCLA0, SCLA1,:	Serial clock input/output
AVREFP:	A/D converter reference	SCL00, SCL01, SCL10, SCL11,:	Serial clock output
	potential (+ side) input	SCL20, SCL21, SCL30,	
EVDD0, EVDD1:	Power supply for port	SCL31	
EVsso, EVss1:	Ground for port	SDAA0, SDAA1, SDA00,:	Serial data input/output
EXCLK:	External clock input	SDA01, SDA10, SDA11,	
	(main system clock)	SDA20, SDA21, SDA30,	
EXCLKS:	External clock input	SDA31	
	(subsystem clock)	SI00, SI01, SI10, SI11,:	Serial data input
INTP0 to INTP11:	External interrupt input	SI20, SI21, SI30, SI31	
IVCMP0, IVCMP1:	Comparator input	SO00, SO01, SO10,:	Serial data output
IVREF0, IVREF1:	Comparator reference input	SO11, SO20, SO21,	
KR0 to KR7:	Key return	SO30, SO31	
P00 to P06:	Port 0	SSI00:	Serial interface chip select input
P10 to P17:	Port 1	TI00 to TI03,:	Timer input
P20 to P27:	Port 2	TI10 to TI13	
P30, P31:	Port 3	TO00 to TO03,:	Timer output
P40 to P47:	Port 4	TO10 to TO13, TRJO0	
P50 to P57:	Port 5	TOOL0:	Data input/output for tool
P60 to P67:	Port 6	TOOLRxD, TOOLTxD:	Data input/output for external device
P70 to P77:	Port 7	TRDCLK, TRGCLKA,:	Timer external input clock
P80 to P87:	Port 8	TRGCLKB	
P100 to P102:	Port 10	TRDIOA0, TRDIOB0,:	Timer input/output
P110, P111:	Port 11	TRDIOC0, TRDIOD0,	
P120 to P124:	Port 12	TRDIOA1, TRDIOB1,	
P130, P137:	Port 13	TRDIOC1, TRDIOD1,	
P140 to P147:	Port 14	TRGIOA, TRGIOB, TRJIO0	
P150 to P156:	Port 15	TxD0 to TxD3:	Transmit data
PCLBUZ0, PCLBUZ1:	Programmable clock	VCOUT0, VCOUT1:	Comparator output
	output/buzzer output	Vdd:	Power supply
REGC:	Regulator capacitance	Vss:	Ground
RESET:	Reset	X1, X2:	Crystal oscillator (main system clock)
RTC1HZ:	Real-time clock correction	XT1, XT2:	Crystal oscillator (subsystem clock)
	clock		
	(1 Hz) output		



1.5 Block Diagram

1.5.1 30-pin products



Note Mounted on the 96 KB or more code flash memory products.



1.5.9 80-pin products





[30-pin, 32-pin, 36-pin, 40-pin products (code flash memory 96 KB to 256 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

					(1/2)				
		30-pin	32-pin	36-pin	40-pin				
	Item	R5F104Ax (x = F, G)	R5F104Bx (x = F, G)	R5F104Cx (x = F, G)	R5F104Ex (x = F to H)				
Code flash memo	ory (KB)	96 to 128	96 to 128	96 to 128	96 to 192				
Data flash memo	ry (KB)	8	8	8	8				
RAM (KB)		12 to 16 Note	12 to 16 Note	12 to 16 Note	12 to 20 Note				
Address space		1 MB		I	•				
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK)HS (high-speed main) mode:1 to 20 MHz (VDD = 2.7 to 5.5 V),HS (high-speed main) mode:1 to 16 MHz (VDD = 2.4 to 5.5 V),LS (low-speed main) mode:1 to 8 MHz (VDD = 1.8 to 5.5 V),LV (low-voltage main) mode:1 to 4 MHz (VDD = 1.6 to 5.5 V)							
	Inight-speed main mode: 1 to 32 MH2 (VDD = 2.7 to 3.5 V), oscillator clock (fin) HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)								
Subsystem clock		— XT1 (crystal) oscilla external subsystem clock input (EXCLK 32.768 kHz							
Low-speed on-ch	ip oscillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V							
General-purpose	register	8 bits \times 32 registers (8 bits	s \times 8 registers \times 4 banks)						
Minimum instruct	ion execution time	$0.03125 \mu s$ (High-speed c	on-chip oscillator clock: fin	= 32 MHz operation)					
		0.05 µs (High-speed syste	em clock: fmx = 20 MHz op	eration)	1				
		30.5 µs (Subsystem clock: fsub = 32.768 kH operation)							
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) Multiplication and Accumulation (16 bits × 16 bits + 32 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 							
I/O port	Total	26	28	32	36				
	CMOS I/O	21	22	26	28				
	CMOS input	3	3	3	5				
	CMOS output	_	_	—	_				
	N-ch open-drain I/O (6 V tolerance)	2	3	3	3				
Timer	16-bit timer	8 channels (TAU: 4 channels, Timer F	RJ: 1 channel, Timer RD: 2	channels, Timer RG: 1 ch	nannel)				
	Watchdog timer	1 channel							
	Real-time clock (RTC)	1 channel							
	12-bit interval timer	1 channel							
	Timer output	Timer outputs: 13 channels PWM outputs: 9 channels							
	RTC output		_		1 • 1 Hz (subsystem clock: fsub = 32.768 kHz)				

(Note is listed on the next page.)



Absolute Maximum Ratings

(2/2)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	Provide Provid		mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	-70	mA
		-170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	-100	mA
	Іон2	Per pin	P20 to P27, P150 to P156	-0.5	mA
		Total of all pins		-2	mA
Output current, low	IOL1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	70	mA
		170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	100	mA
	IOL2	Per pin	P20 to P27, P150 to P156	1	mA
		Total of all pins		5	mA
Operating ambient tem-	Та	In normal c	operation mode	-40 to +85	°C
perature		In flash me	mory programming mode		
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



- Note 1. Total current flowing into VDD, EVDDD, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDD, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3. When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}_{\text{@1}} \text{ MHz to } 32 \text{ MHz}$

2.4 V \leq VDD \leq 5.5 V@1 MHz to 16 MHz

LS (low-speed main) mode: $$1.8~V \le V \mbox{DD} \le 5.5~V \ensuremath{\textcircled{0}}1~\mbox{MHz}$ to 8 MHz}$$

LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$ to 4 MHz

- Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
- **Remark 3.** fin: High-speed on-chip oscillator clock frequency (32 MHz max.)
- **Remark 4.** fsuB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C



(4) Peripheral Functions (Common to all products)

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Low-speed on-chip oscilla- tor operating current	I _{FIL} Note 1				0.20		μA
RTC operating current	IRTC Notes 1, 2, 3				0.02		μA
12-bit interval timer operat- ing current	I _{IT} Notes 1, 2, 4				0.02		μA
Watchdog timer operating current	IWDT Notes 1, 2, 5	fı∟ = 15 kHz			0.22		μA
A/D converter operating cur- rent	IADC Notes 1, 6	When conversion at maximum Normal mode, speed AVREFP = VDD = 5.0 V			1.3	1.7	mA
			Low voltage mode, AV _{REFP} = V _{DD} = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	IADREF Note 1				75.0		μA
Temperature sensor operat- ing current	ITMPS Note 1				75.0		μA
D/A converter operating cur- rent	IDAC Notes 1, 11, 13	Per D/A converter channel			1.5	mA	
Comparator operating cur-	ICMP Notes 1, 12, 13	V _{DD} = 5.0 V, Regulator output voltage = 2.1 V	Window mode		12.5		μA
rent			Comparator high-speed mode		6.5		μΑ
			Comparator low-speed mode		1.7		μA
		VDD = 5.0 V,	Window mode		8.0		μA
		Regulator output voltage = 1.8 V	Comparator high-speed mode		4.0		μΑ
			Comparator low-speed mode		1.3		μΑ
LVD operating current	ILVD Notes 1, 7				0.08		μΑ
Self-programming operat- ing current	IFSP Notes 1, 9				2.50	12.20	mA
BGO operating current	IBGO Notes 1, 8				2.50	12.20	mA
SNOOZE operating current	ISNOZ Note 1	ADC operation	The mode is performed Note 10		0.50	0.60	mA
			The A/D conversion opera- tions are performed, Low volt- age mode, AV _{REFP} = V _{DD} = 3.0 V		1.20	1.44	
		CSI/UART operation			0.70	0.84	
		DTC operation			3.10		

Note 1. Current flowing to VDD.

Note 2. When high speed on-chip oscillator and high-speed system clock are stopped.

Note 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.

Note 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.

AC Timing Test Points



External System Clock Timing



TI/TO Timing





TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, TRGIOA, TRGIOB



(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

Parameter	Symbol	Conditions	HS (high-s) mc	HS (high-speed main) mode		LS (low-speed main) mode		LV (low-voltage main) mode	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) ^{Note 2}	tsiк1	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 20 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	23		110		110		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 20 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	33		110		110		ns
SIp hold time (from SCKp↓) ^{Note 2}	tksi1	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 20 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	10		10		10		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 20 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	10		10		10		ns
Delay time from SCKp↑ to SOp output ^{Note 2}	tkso1			10		10		10	ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 20 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		10		10		10	ns

(TA = -40 to +85°C, 2.7 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Note 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage

Remark 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 3, 5)

Remark 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number

Remark 4. This value is valid only when CSI00's peripheral I/O redirect function is not used.

(mn = 00))



2.5.2 Serial interface IICA

(1) I²C standard mode

```
(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)
```

Parameter	Symbol	Conditions		HS (high-s mo	oeed main) ode	LS (low-speed main) mode		LV (low-voltage main) mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	l
SCLA0 clock	fscL	Standard mode:	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	0	100	0	100	0	100	kHz
frequency		fclκ≥1 MHz	$1.8 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}$	0	100	0	100	0	100	kHz
			$1.7~V \leq EV_{DD0} \leq 5.5~V$	0	100	0	100	0	100	kHz
			$1.6~V \le EV_{DD0} \le 5.5~V$	-	_	0	100	0	100	kHz
Setup time of	tsu: sta	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3$	5.5 V	4.7		4.7		4.7		μs
restart condition		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		4.7		4.7		4.7		μs
		$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		4.7		4.7		4.7		μs
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 8$	5.5 V	-	_	4.7		4.7		μs
Hold time Note 1	thd: STA	$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		4.0		4.0		4.0		μs
		$1.8 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}$		4.0		4.0		4.0		μs
		$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		4.0		4.0		4.0		μs
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		-	_	4.0		4.0		μs
Hold time when	tLOW	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		4.7		4.7		4.7		μs
SCLA0 = "L"		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 8$	5.5 V	4.7		4.7		4.7		μs
		$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 8$	$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			4.7		4.7		μs
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 8$	5.5 V	-	_	4.7		4.7		μs
Hold time when	tніgн	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 8$	5.5 V	4.0		4.0		4.0		μs
SCLA0 = "H"		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 8$	5.5 V	4.0		4.0		4.0		μs
		$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 3$	5.5 V	4.0		4.0		4.0		μs
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 8$	5.5 V	-	_	4.0		4.0		μs

 $(\ensuremath{\textit{Notes}}, \ensuremath{\textit{Caution}}, \ensuremath{\text{and}} \ensuremath{\textit{Remark}}$ are listed on the next page.)



RL78/G14

2.6.2 Temperature sensor characteristics/internal reference voltage characteristic

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, T _A = +25°C		1.05		V
Internal reference voltage	Vbgr	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

(TA = -40 to +85°C, 2.4 V \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V, HS (high-speed main) mode)

2.6.3 D/A converter characteristics

(TA = -40 to +85°C, 1.6 V \leq EVsso = EVss1 \leq VDD \leq 5.5 V, Vss = EVsso = EVss1 = 0 V)

Parameter	Symbol	Con	MIN.	TYP.	MAX.	Unit	
Resolution	RES				8	bit	
Overall error	AINL	Rload = 4 M Ω	$1.8~V \le V_{DD} \le 5.5~V$			±2.5	LSB
		Rload = 8 M Ω	$1.8~V \le V_{DD} \le 5.5~V$			±2.5	LSB
Settling time	t SET	Cload = 20 pF	$2.7~V \leq V_{DD} \leq 5.5~V$			3	μs
		$1.6 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$				6	μs



3.1 Absolute Maximum Ratings

Absolute Maximum Ratings

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd		-0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1	-0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8	V
			and -0.3 to VDD +0.3 Note 1	
Input voltage	VI1	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P47, P50 to P57, P64 to P67,	and -0.3 to V _{DD} +0.3 Note 2	
		P70 to P77, P80 to P87, P100 to P102,		
		P110, P111, P120, P140 to P147		
	VI2	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vı3	P20 to P27, P121 to P124, P137,	-0.3 to VDD +0.3 Note 2	V
		P150 to P156, EXCLK, EXCLKS, RESET		
Output voltage	V01	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P47, P50 to P57, P60 to P67,	and -0.3 to V _{DD} +0.3 ^{Note 2}	
		P70 to P77, P80 to P87, P100 to P102,		
		P110, P111, P120, P130, P140 to P147		
	V02	P20 to P27, P150 to P156	-0.3 to VDD +0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI20	-0.3 to EVDD0 +0.3	N
			and -0.3 to AVREF(+) +0.3 Notes 2, 3	v
	VAI2	ANI0 to ANI14	-0.3 to VDD +0.3	V
			and -0.3 to AVREF(+) +0.3 Notes 2, 3	v

Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

Note 2. Must be 6.5 V or lower.

Note 3. Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Remark 2. AVREF (+): + side reference voltage of the A/D converter.

Remark 3. Vss: Reference voltage



(1/2)

3.3.2 Supply current characteristics

(1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

(TA = -40 to +105°C, 2.4 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVsso = 0 V)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operat-	HS (high-speed main)	fносо = 64 MHz,	Basic	VDD = 5.0 V		2.4		mA
current		ing mode	mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.4		
Note 1				fносо = 32 MHz,	Basic	VDD = 5.0 V		2.1		
				fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.1		
			HS (high-speed main)	fносо = 64 MHz,	Normal	VDD = 5.0 V		5.1	9.3	mA
			mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		5.1	9.3	
				fносо = 32 MHz,	Normal	VDD = 5.0 V		4.8	8.7	
				fiH = 32 MHz Note 3	operation	VDD = 3.0 V		4.8	8.7	
				fносо = 48 MHz,	Normal	VDD = 5.0 V		4.0	7.3	
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.0	7.3	
				fHOCO = 24 MHz,NormalfiH = 24 MHz Note 3operation	Normal	VDD = 5.0 V		3.8	6.7	
					operation	VDD = 3.0 V		3.8	6.7	
				fносо = 16 MHz,	Normal	VDD = 5.0 V		2.8	4.9	
				fiH = 16 MHz Note 3	operation	VDD = 3.0 V		2.8	4.9	
			HS (high-speed main) mode ^{Note 5}	fmx = 20 MHz Note 2,	Normal	Square wave input		3.3	5.7	mA
				V _{DD} = 5.0 V	operation	Resonator connection		3.4	5.8	
				fmx = 20 MHz Note 2,	Normal	Square wave input		3.3	5.7	
			V _{DD} = 3.0 V	operation	Resonator connection		3.4	5.8		
				f _{MX} = 10 MHz ^{Note 2} , V _{DD} = 5.0 V	Normal	Square wave input		2.0	3.4	
					operation	Resonator connection		2.1	3.5	
				fmx = 10 MHz Note 2,	Normal	Square wave input		2.0	3.4	
				V _{DD} = 3.0 V	operation	Resonator connection		2.1	3.5	
			Subsystem clock	fsub = 32.768 kHz Note 4	Normal	Square wave input		4.7	6.1	μΑ
			operation	TA = -40°C	operation	Resonator connection		4.7	6.1	
				fsue = 32.768 kHz Note 4	Normal	Square wave input		4.7	6.1	
				TA = +25°C	operation	Resonator connection		4.7	6.1	
				fsue = 32.768 kHz Note 4	Normal	Square wave input		4.8	6.7	
				TA = +50°C	operation	Resonator connection		4.8	6.7	
				fsub = 32.768 kHz Note 4	Normal	Square wave input		4.8	7.5	
				TA = +70°C	operation	Resonator connection		4.8	7.5	
			f	fsue = 32.768 kHz Note 4	Normal	Square wave input		5.4	8.9	
				TA = +85°C	operation	Resonator connection		5.4	8.9	
			fsue = 32.768 kHz Note 4	Normal	Square wave input		7.2	21.0		
			TA = +105°C	operation	Resonator connection		7.3	21.1		

(Notes and Remarks are listed on the next page.)



- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- **Note 3.** When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- **Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7.Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
HS (high-speed main) mode: $2.7 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$ @1 MHz to 32 MHz
 - 2.4 V \leq VDD \leq 5.5 V@1 MHz to 16 MHz
- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fill: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C



Simplified I²C mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



Remark 1. Rb[Ω]: Communication line (SDAr) pull-up resistance, Cb[F]: Communication line (SDAr, SCLr) load capacitance

- **Remark 2.** r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), g: PIM number (g = 0, 1, 3 to 5, 14),
 - h: POM number (h = 0, 1, 3 to 5, 7, 14)
- Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13)



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 =	= EVDD1 \leq V	$\text{DD} \leq \textbf{5.5 V, Vss} = \textbf{EVsso}$	= EVss1 = 0 V))	(2/3)
Parameter	Symbol	Conditions	HS (high-spe	ed main) mode	Unit
			MIN.	MAX.	
SIp setup time (to SCKp↑) ^{Note}	tsiк1		162		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	354		ns
		$\begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	958		ns
SIp hold time (from SCKp↑) ^{Note}	tksi1		38		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	38		ns
		$\begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	38		ns
Delay time from SCKp↓ to SOp output ^{Note}	tkso1			200	ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		390	ns
		$\begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$		966	ns

Note When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

(Remarks are listed on the page after the next page.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI16 to ANI20

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution EVDD0 ≤ AVREFP = VDD Notes 3, 4	$2.4 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$		1.2	±5.0	LSB
Conversion time	tCONV	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μs
		Target ANI pin: ANI16 to ANI20	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μs
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution EVDD0 ≤ AVREFP = VDD Notes 3, 4	$2.4 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$			±0.35	%FSR
Full-scale error Notes 1, 2	Efs	10-bit resolution EVDD0 ≤ AVREFP = VDD Notes 3, 4	$2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±0.35	%FSR
Integral linearity error Note 1	ILE	10-bit resolution EVDD0 ≤ AVREFP = VDD Notes 3, 4	$2.4 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±3.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution EVDD0 ≤ AVREFP = VDD Notes 3, 4	$2.4 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$			±2.0	LSB
Analog input voltage	VAIN	ANI16 to ANI20		0		AVREFP and EVDD0	V

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, 2.4 V \leq AVREFP \leq VDD \leq 5.5 V, Vss = EVsso = EVss1 = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. When $EVDD0 \le AVREFP \le VDD$, the MAX. values are as follows.

	Overall error:	Add ±1.0 LSB to the MAX. value when AVREFP = VDD.
	Zero-scale error/Full-scale error:	Add $\pm 0.05\%$ FSR to the MAX. value when AVREFP = VDD.
	Integral linearity error/ Differential linearity error:	Add ±0.5 LSB to the MAX. value when AVREFP = VDD.
Note 4.	When AVREFP < EVDD0 \leq VDD, the MAX. values a	ire as follows.
	Overall error:	Add ±4.0 LSB to the MAX. value when AVREFP = VDD.
	<u> </u>	

Zero-scale error/Full-scale error:

Add ±0.20%FSR to the MAX. value when AVREFP = VDD. Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AVREFP = VDD.



Parameter	Symbol	Conditions			TYP.	MAX.	Unit
Voltage detection	VLVDD0	VPOC2, VPOC1, VPOC0 = 0, 1, 1, falling reset voltage			2.75	2.86	V
threshold	VLVDD1	LVIS1, LVIS0 = 1, 0	LVIS1, LVIS0 = 1, 0 Rising release reset voltage				V
			Falling interrupt voltage	2.75	2.86	2.97	V
	VLVDD2	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.90	3.02	3.14	V
			Falling interrupt voltage	2.85	2.96	3.07	V
	VLVDD3	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.90	4.06	4.22	V
			Falling interrupt voltage	3.83	3.98	4.13	V

(2) Interrupt & Reset Mode

(TA = -40 to +105°C, VPDR \leq VDD \leq 5.5 V, VSS = 0 V)

3.6.7 Power supply voltage rising slope characteristics

(TA = -40 to +105°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until VDD reaches the operating voltage range shown in 3.4 AC Characteristics.



4.4 40-pin products

R5F104EAANA, R5F104ECANA, R5F104EDANA, R5F104EEANA, R5F104EFANA, R5F104EGANA, R5F104EHANA

R5F104EADNA, R5F104ECDNA, R5F104EDDNA, R5F104EEDNA, R5F104EFDNA, R5F104EGDNA, R5F104EHDNA

R5F104EAGNA, R5F104ECGNA, R5F104EDGNA, R5F104EEGNA, R5F104EFGNA, R5F104EGGNA, R5F104EHGNA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-HWQFN40-6x6-0.50	PWQN0040KC-A	P40K8-50-4B4-4	0.09











Referance Symbol	Dimension in Millimeters					
	Min	Nom	Max			
D	5.95	6.00	6.05			
E	5.95	6.00	6.05			
А	0.70	0.75	0.80			
b	0.18	0.25	0.30			
е		0.50				
Lp	0.30	0.40	0.50			
x		—	0.05			
У	—		0.05			

ITEM		D2			E2			
		MIN	NOM	MAX	MIN	NOM	MAX	
EXPOSED DIE PAD VARIATIONS	А	4.45	4.50	4.55	4.45	4.50	4.55	

©2012 Renesas Electronics Corporation. All rights reserved.

