

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104ljafb-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.3.2 32-pin products

• 32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)



Note Mounted on the 96 KB or more code flash memory products.

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 $\mu\text{F}).$

- Remark 1. For pin identification, see 1.4 Pin Identification.
- **Remark 2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).
- Remark 3. It is recommended to connect an exposed die pad to Vss.



1.3.3 36-pin products

• 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)



	Bo	otton	n Vie	ew	
	0	0	0	0	\Box
0	0	Ο	Ο	0	0
0	Ο	0	0	0	0
0	\bigcirc	Ο	Ο	Ο	0
0	Ο	0	Ο	Ο	0
\Box	0	0	0	0	\square
F	Е	D	С	В	A

	А	В	С	D	E	F	
6	P60/SCLA0	Vdd	P121/X1	P122/X2/EXCLK	P137/INTP0	P40/TOOL0	6
5	P62/SSI00	P61/SDAA0	Vss	REGC	RESET	P120/ANI19/ VCOUT0 Note	5
4	P72/SO21	P71/SI21/ SDA21	P14/RxD2/SI20/ SDA20/TRDIOD0/ (SCLA0)	P31/TI03/TO03/ INTP4/PCLBUZ0/ (TRJIO0)	P00/TI00/TxD1/ TRGCLKA/ (TRJO0)	P01/TO00/ RxD1/TRGCLKB/ TRJIO0	4
3	P50/INTP1/ SI00/RxD0/ TOOLRxD/ SDA00/TRGIOA/ (TRJO0)	P70/SCK21/ SCL21	P15/PCLBUZ1/ SCK20/SCL20/ TRDIOB0/ (SDAA0)	P22/ANI2/ ANO0 ^{Note}	P20/ANI0/ AVREFP	P21/ANI1/ AVREFM	3
2	P30/INTP3/ SCK00/SCL00/ TRJO0	P16/TI01/TO01/ INTP5/TRDIOC0/ IVREF0 Note/ (RXD0)	P12/SO11/ TRDIOB1/ IVREF1 Note	P11/SI11/ SDA11/ TRDIOC1	P24/ANI4	P23/ANI3/ ANO1 ^{Note}	2
1	P51/INTP2/ SO00/TxD0/ TOOLTxD/ TRGIOB	P17/TI02/TO02/ TRDIOA0/ TRDCLK/ IVCMP0 Note/ (TXD0)	P13/TxD2/ SO20/TRDIOA1/ IVCMP1 Note	P10/SCK11/ SCL11/ TRDIOD1	P147/ANI18/ VCOUT1 ^{Note}	P25/ANI5	1
	A	B	C	D	E	F	

Note Mounted on the 96 KB or more code flash memory products.

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

RENESAS

1.5.6 48-pin products



Note Mounted on the 96 KB or more code flash memory products.



[44-pin, 48-pin, 52-pin, 64-pin products (code flash memory 16 KB to 64 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

					(1/2)		
		44-pin	48-pin	52-pin	64-pin		
	Item	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx		
		(x = A, C to E)	(x = A, C to E)	(x = C to E)	(x = C to E)		
Code flash men	nory (KB)	16 to 64	16 to 64	32 to 64	32 to 64		
Data flash mem	ory (KB)	4	4	4	4		
RAM (KB)		2.5 to 5.5 Note	2.5 to 5.5 Note	4 to 5.5 Note	4 to 5.5 Note		
Address space		1 MB					
Main system	High-speed system	X1 (crystal/ceramic) os	cillation, external main	system clock input (EX	CLK)		
clock	clock	HS (high-speed main)	mode: 1 to 20 MHz (V	DD = 2.7 to 5.5 V),			
		HS (high-speed main)	mode: 1 to 16 MHz (V	DD = 2.4 to 5.5 V),			
		LS (low-speed main) m	node: 1 to 8 MHz (Vc	D = 1.8 to 5.5 V),			
		LV (low-voltage main) i	mode: 1 to 4 MHz (VD	D = 1.6 to 5.5 V)			
	High-speed on-chip	HS (high-speed main)	mode: 1 to 32 MHz (V	DD = 2.7 to 5.5 V),			
	oscillator clock (fiH)	HS (high-speed main)	mode: 1 to 16 MHz (V	DD = 2.4 to 5.5 V),			
		LS (low-speed main) m	node: 1 to 8 MHz (VD	D = 1.8 to 5.5 V),			
		LV (low-voltage main)	mode: 1 to 4 MHz (VD	D = 1.6 to 5.5 V)			
Subsystem cloc	:k	XT1 (crystal) oscillation	n, external subsystem o	lock input (EXCLKS) 32	2.768 kHz		
Low-speed on-c	chip oscillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V					
General-purpos	e register	8 bits \times 32 registers (8	bits \times 8 registers \times 4 ba	inks)			
Minimum instrue	ction execution time	0.03125 μs (High-spee	ed on-chip oscillator clo	ck: fiн = 32 MHz operat	ion)		
		0.05 μs (High-speed sy	ystem clock: fmx = 20 M	IHz operation)			
		30.5 μs (Subsystem clock: fsuB = 32.768 kHz operation)					
Instruction set		Data transfer (8/16 bi	its)				
		Adder and subtractor/logical operation (8/16 bits)					
		• Multiplication (8 bits \times 8 bits, 16 bits \times 16 bits), Division (16 bits \div 16 bits, 32 bits \div 32 bits)					
		• Multiplication and Accumulation (16 bits × 16 bits + 32 bits)					
I/O port	Total	40	44	48	58		
"o port	CMOS I/O	31		38	48		
		5	5	5	5		
	CMOS output	_	1	1	1		
	N-ch open-drain I/O	4	4	4	4		
	(6 V tolerance)	7	7	7	7		
Timer	16-bit timer	8 channels			1		
		(TAU: 4 channels, Time	er RJ: 1 channel, Timer	RD: 2 channels, Timer	RG: 1 channel)		
	Watchdog timer	1 channel					
	Real-time clock	1 channel					
	(RTC)						
	12-bit interval timer	1 channel					
	Timer output	Timer outputs: 13 char	inels				
		PWM outputs: 9 chann	els				
	RTC output	1					
		• 1 Hz (subsystem cloc	ck: fsuв = 32.768 kHz)				

(Note is listed on the next page.)

RENESAS

(2	121
(2)	Z)

		44-pin	48-pin	52-pin	64-pin			
It	em	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx			
		(x = A, C to E)	(x = A, C to E)	(x = C to E)	(x = C to E)			
Clock output/buzz	er output	2	2	2	2			
		 2.44 kHz, 4.88 kHz, (Main system clock: 256 Hz, 512 Hz, 1.02 (Subsystem clock: fs) 	 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fMAIN = 20 MHz operation) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kH (Subsystem clock: fsub = 32.768 kHz operation) 					
8/10-bit resolution	A/D converter	10 channels	10 channels	12 channels	12 channels			
Serial interface		[44-pin products] • CSI: 1 channel/UAR • CSI: 1 channel/UAR • CSI: 2 channels/UAF [48-pin, 52-pin produc • CSI: 2 channels/UAF • CSI: 1 channel/UAR • CSI: 2 channels/UAF [64-pin products] • CSI: 2 channels/UAF • CSI: 2 channels/UAF	T (UART supporting LIN T: 1 channel/simplified I RT: 1 channel/simplified ts] RT (UART supporting L T: 1 channel/simplified RT (UART supporting L RT: 1 channel/simplified RT 1 channel/simplified	N-bus): 1 channel/simpli ² C: 1 channel I ² C: 2 channels IN-bus): 1 channel/simp ² C: 1 channel I ² C: 2 channels IN-bus): 1 channel/simp I ² C: 2 channels	ified I ² C: 1 channel Nified I ² C: 2 channels Nified I ² C: 2 channels			
		1 sharral		1-0. 2 channel	1 sharral			
	I ² C bus			T channel	T channel			
Data transfer cont	roller (DTC)	29 sources	30 sources		31 sources			
Event link controll	er (ELC)	Event input: 20 Event trigger output: 7						
Vectored inter-	Internal	24	24	24	24			
rupt sources	External	7	10	12	13			
Key interrupt		4	6	8	8			
Reset	rouit	Reset by RESET pir Internal reset by wat Internal reset by wat Internal reset by pow Internal reset by volt Internal reset by illeg Internal reset by RAI Internal reset by illeg	chdog timer ver-on-reset age detector gal instruction execution M parity error gal-memory access	Note				
Power-on-reset ci	rcuit	• Power-on-reset: $1.51 \pm 0.04 \text{ V} (\text{Ta} = -40 \text{ to } +85^{\circ}\text{C})$ $1.51 \pm 0.06 \text{ V} (\text{Ta} = -40 \text{ to } +105^{\circ}\text{C})$ • Power-down-reset: $1.50 \pm 0.04 \text{ V} (\text{Ta} = -40 \text{ to } +85^{\circ}\text{C})$ $1.50 \pm 0.06 \text{ V} (\text{Ta} = -40 \text{ to } +105^{\circ}\text{C})$						
Voltage detector		1.63 V to 4.06 V (14 s	tages)					
On-chip debug fur	nction	Provided						
Power supply volt	age	VDD = 1.6 to 5.5 V (TA VDD = 2.4 to 5.5 V (TA	VDD = 1.6 to 5.5 V (TA = -40 to +85°C) VDD = 2.4 to 5.5 V (TA = -40 to +105°C)					
Operating ambien	t temperature	$T_{A} = -40 \text{ to } +85^{\circ}\text{C} \text{ (A: Consumer applications, D: Industrial applications),}$ $T_{A} = -40 \text{ to } +105^{\circ}\text{C} \text{ (G: Industrial applications)}$						

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

RENESAS

(R20UT2944).

 Note
 The flash library uses RAM in self-programming and rewriting of the data flash memory.

 The target products and start address of the RAM areas used by the flash library are shown below.

 R5F104xL (x = G, L, M, P): Start address F3F00H

 For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family



2. ELECTRICAL SPECIFICATIONS (TA = -40 to $+85^{\circ}$ C)

This chapter describes the following electrical specifications.

Target products A: Consumer applications $T_A = -40$ to $+85^{\circ}C$

R5F104xxAxx

- D: Industrial applications TA = -40 to +85°C R5F104xxDxx
- G: Industrial applications when TA = -40 to +105°C products is used in the range of TA = -40 to +85°C R5F104xxGxx
- Caution 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
- Caution 3. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product in the RL78/G14 User's Manual.



2.1 **Absolute Maximum Ratings**

Absolute Maximum Ratings

Absolute Maximum R	atings			(1/2)
Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	Vdd		-0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1	-0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to VDD +0.3 ^{Note 1}	V
Input voltage	VI1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	-0.3 to EVDD0 +0.3 and -0.3 to VDD +0.3 Note 2	V
	Vı2	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vı3	P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, RESET	-0.3 to VDD +0.3 Note 2	V
Output voltage	Vo1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	-0.3 to EVDD0 +0.3 and -0.3 to VDD +0.3 Note 2	V
	Vo2	P20 to P27, P150 to P156	-0.3 to VDD +0.3 Note 2	V
Analog input voltage	Vai1	ANI16 to ANI20	-0.3 to EVDD0 +0.3 and -0.3 to AVREF(+) +0.3 Notes 2, 3	V
	VAI2	ANI0 to ANI14	-0.3 to VDD +0.3 and -0.3 to AVREF(+) +0.3 ^{Notes 2, 3}	v

Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 µF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

Note 2. Must be 6.5 V or lower.

Note 3. Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Remark 2. AVREF (+): + side reference voltage of the A/D converter.

Remark 3. Vss: Reference voltage



Absolute Maximum Ratings

(2/2)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	-40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	-70	mA
		-170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	-100	mA
	Іон2	Per pin	P20 to P27, P150 to P156	-0.5	mA
		Total of all pins		-2	mA
Output current, low	IOL1 Per pin		P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	70	mA
		170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	100	mA
	IOL2	Per pin	P20 to P27, P150 to P156	1	mA
		Total of all pins		5	mA
Operating ambient tem-	Та	In normal c	operation mode	-40 to +85	°C
perature		In flash me	mory programming mode		
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



2.3 DC Characteristics

2.3.1 Pin characteristics

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high ^{Note 1}	Іон1	Per pin for P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	$1.6 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}$			-10.0 Note 2	mA
		Total of P00 to P04, P40 to P47,	$4.0~V \leq EV_{DD0} \leq 5.5~V$			-55.0	mA
		P102, P120, P130, P140 to P145	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			-10.0	mA
	1 1 <t< td=""><td>$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$</td><td></td><td></td><td>-5.0</td><td>mA</td></t<>	$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			-5.0	mA	
		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			-2.5	mA	
		$4.0~V \leq EV_{DD0} \leq 5.5~V$			-80.0	mA	
		P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 4.0 \text{ V}$			-19.0	mA
			$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			-10.0	mA
		P111, P146, P147 (When duty \leq 70% ^{Note 3})	$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			-5.0	mA
lo		Total of all pins (When duty \leq 70% ^{Note 3})	$1.6 \text{ V} \le \text{EVDD0} \le 5.5 \text{ V}$			-135.0 Note 4	mA
	Іон2	Per pin for P20 to P27, P150 to P156	$1.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$			-0.1 Note 2	mA
		Total of all pins (When duty \leq 70% ^{Note 3})	$1.6 \text{ V} \le \text{VDD} \le 5.5 \text{ V}$			-1.5	mA

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the EVDD0, EVDD1, VDD pins to an output pin.

Note 2. Do not exceed the total current value.

Note 3. Specification under conditions where the duty factor ≤ 70%. The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = $(IOH \times 0.7)/(n \times 0.01)$ <Example> Where n = 80% and IOH = -10.0 mA Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Note 4. -100 mA for industrial applications (R5F104xxDxx, R5F104xxGxx).

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 do not output high level in N-ch open-drain mode.



Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- **Note 2.** During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- **Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$ to 32 MHz
 - 2.4 V \leq VDD \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ @1 MHz to 8 MHz
 - LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$ @1 MHz to 4 MHz
- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- **Remark 3.** file: High-speed on-chip oscillator clock frequency (32 MHz max.)
- **Remark 4.** fsuB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C



Items	Symbol	Conditio	ons	MIN.	TYP.	MAX.	Unit
Timer RD input high-level width, low-level width	tтон, tто∟	TRDIOA0, TRDIOA1, TRDIOE TRDIOC0, TRDIOC1, TRDIO	30, TRDIOB1, D0, TRDIOD1	3/fclк			ns
Timer RD forced cutoff signal	t TDSIL	P130/INTP0	Р130/INTP0 2MHz < fclк ≤ 32 MHz				μs
input low-level width			fclk ≤ 2 MHz	1/fclk + 1			
Timer RG input high-level	tтgiн,	TRGIOA, TRGIOB		2.5/fclk			ns
width, low-level width	t⊤GIL						
TO00 to TO03,	fто	HS (high-speed main) mode	$4.0~V \leq EV_{DD0} \leq 5.5~V$			16	MHz
TO10 to TO13, TRJIO0, TRJO0, TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1,			$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			8	MHz
			$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			4	MHz
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			2	MHz
		LS (low-speed main) mode	$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			4	MHz
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			2	MHz
TRGIOA, TRGIOB output frequency		LV (low-voltage main) mode	$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			2	MHz
PCLBUZ0, PCLBUZ1 output	f PCL	HS (high-speed main) mode	$4.0~V \leq EV_{DD0} \leq 5.5~V$			16	MHz
frequency			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			8	MHz
			$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			4	MHz
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			2	MHz
		LS (low-speed main) mode	$1.8 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}$			4	MHz
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			2	MHz
		LV (low-voltage main) mode	$1.8 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}$			4	MHz
			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			2	MHz
Interrupt input high-level	tinth,	INTP0	$1.6~V \le V_{DD} \le 5.5~V$	1			μs
width, low-level width	tintl	INTP1 to INTP11	$1.6~V \le EV_{DD0} \le 5.5~V$	1			μs
Key interrupt input low-level	tкr	KR0 to KR7	$1.8~V \le EV_{DD0} \le 5.5~V$	250			ns
width			$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$	1			μs
RESET low-level width	trsl			10			μs

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)



- **Note 4.** This value as an example is calculated when the conditions described in the "Conditions" column are met.
- Refer to **Note 3** above to calculate the maximum transfer rate under conditions of the customer.
- Note 5. Use it with $EV_{DD0} \ge V_b$.
- **Note 6.** The smaller maximum transfer rate derived by using fMck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq EVDD0 < 3.3 V and 1.6 V \leq Vb \leq 2.0 V

Maximum transfer rate

sfer rate =
$$\frac{}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$

1

Baud rate error (theoretical value) =

$$\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 100 [\%]$$

$$(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides

- **Note 7.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 6** above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed on the next page.)



(2) I²C fast mode

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	C	Conditions	HS (hig main)	h-speed mode	LS (lov main)	/-speed mode	LV (low main)	-voltage mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsc∟	Fast mode:	$2.7~V \leq EV_{DD0} \leq 5.5~V$	0	400	0	400	0	400	kHz
		fc∟k ≥ 3.5 MHz	$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	0	400	0	400	0	400	kHz
Setup time of restart condi-	tsu: STA	$2.7~V \leq EV_{DD0} \leq$	5.5 V	0.6		0.6		0.6		μs
tion		$1.8 \text{ V} \leq EV_{DD0} \leq$	5.5 V	0.6		0.6		0.6		μs
Hold time Note 1	thd: STA	$2.7~V \leq EV_{DD0} \leq$	5.5 V	0.6		0.6		0.6		μs
		$1.8 \text{ V} \leq EV_{DD0} \leq$	$.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			0.6		0.6		μs
Hold time when SCLA0 = "L"	t∟ow	$2.7~V \leq EV_{DD0} \leq$	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			1.3		1.3		μs
		$1.8 \text{ V} \leq EV_{DD0} \leq$	5.5 V	1.3		1.3		1.3		μs
Hold time when SCLA0 = "H"	tніgн	$2.7~V \leq EV_{DD0} \leq$	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$			0.6		0.6		μs
		$1.8~V \leq EV_{DD0} \leq$	5.5 V	0.6		0.6		0.6		μs
Data setup time (reception)	tsu: dat	$2.7~V \leq EV_{DD0} \leq$	5.5 V	100		100		100		ns
		$1.8~V \leq EV_{DD0} \leq$	5.5 V	100		100		100		ns
Data hold time (transmission)	thd: dat	$2.7~V \leq EV_{DD0} \leq$	5.5 V	0	0.9	0	0.9	0	0.9	μs
Note 2		$1.8 \text{ V} \leq EV_{\text{DD0}} \leq$	5.5 V	0	0.9	0	0.9	0	0.9	μs
Setup time of stop condition	tsu: sto	$2.7~V \leq EV_{\text{DD0}} \leq$	5.5 V	0.6		0.6		0.6		μs
		$1.8 \text{ V} \leq EV_{DD0} \leq$	5.5 V	0.6		0.6		0.6		μs
Bus-free time	tвuғ	$2.7 \text{ V} \leq EV_{DD0} \leq$	5.5 V	1.3		1.3		1.3		μs
		$1.8~V \leq EV_{\text{DD0}} \leq$	5.5 V	1.3		1.3		1.3		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of the DEAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

- Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: C_b = 320 pF, R_b = 1.1 k Ω



(2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI16 to ANI20

 $(TA = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EVDD0} = \text{EVDD1} \le \text{VDD} \le 5.5 \text{ V}, 1.6 \text{ V} \le \text{AVREFP} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AVREFP}, \text{Reference voltage (-)} = \text{AVREFM} = 0 \text{ V})$

Parameter	Symbol	Condi	itions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$		1.2	±5.0	LSB
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 5}}$		1.2	±8.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μs
		Target ANI pin: ANI16 to ANI20	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μs
			$1.8~V \le V_{DD} \le 5.5~V$	17		39	μs
			$1.6~V \leq V_{DD} \leq 5.5~V$	57		95	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution $EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±0.35	%FSR
			$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 5}}$			±0.60	%FSR
Full-scale error Notes 1, 2	Efs	10-bit resolution	$1.8~V \le AV_{REFP} \le 5.5~V$			±0.35	%FSR
		$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 5}}$			±0.60	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	$1.8~V \le AV_{REFP} \le 5.5~V$			±3.5	LSB
		$EV_{DD0} \leq AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6~V \leq AV_{REFP} \leq 5.5~V$ Note 5			±6.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution	$1.8 \text{ V} \leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$			±2.0	LSB
$EV_{DD0} \le AV_{REFP} = V_{CONT}$	$EV_{DD0} \le AV_{REFP} = V_{DD}$ Notes 3, 4	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 5}}$			±2.5	LSB	
Analog input voltage	VAIN	ANI16 to ANI20		0		AVREFP and EVDD0	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. When $EVDD0 \le AVREFP \le VDD$, the MAX. values are as follows.

 Overall error:
 Add ±1.0 LSB to the MAX. value when AVREFP = VDD.

 Zero-scale error/Full-scale error:
 Add ±0.05%FSR to the MAX. value when AVREFP = VDD.

 Integral linearity error/ Differential linearity error:
 Add ±0.5 LSB to the MAX. value when AVREFP = VDD.

 Note 4.
 When AVREFP < EVDD0 ≤ VDD, the MAX. values are as follows.</td>

 Overall error:
 Add ±4.0 LSB to the MAX. value when AVREFP = VDD.

 Zero-scale error/Full-scale error:
 Add ±0.20%FSR to the MAX. value when AVREFP = VDD.

Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AVREFP = VDD.

Note 5. When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).



3.3.2 Supply current characteristics

(1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

(TA = -40 to +105°C, 2.4 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVsso = 0 V)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1	Operat-	HS (high-speed main)	fносо = 64 MHz,	Basic	VDD = 5.0 V		2.4		mA
current		ing mode	mode Note 5	fiH = 32 MHz Note 3	operation	VDD = 3.0 V		2.4		
Note 1			HS (high-speed main) mode ^{Note 5}	fносо = 32 MHz, fiн = 32 MHz ^{Note 3}	Basic operation	VDD = 5.0 V		2.1		
						VDD = 3.0 V		2.1		
				fносо = 64 MHz, fiн = 32 MHz ^{Note 3}	Normal operation	VDD = 5.0 V		5.1	9.3	mA
						VDD = 3.0 V		5.1	9.3	
				fносо = 32 MHz, fiн = 32 MHz ^{Note 3}	Normal operation	VDD = 5.0 V		4.8	8.7	
						VDD = 3.0 V		4.8	8.7	1
				fносо = 48 MHz,	Normal	VDD = 5.0 V		4.0	7.3	
				fiH = 24 MHz Note 3	operation	VDD = 3.0 V		4.0	7.3	-
				fносо = 24 MHz,	Normal operation	VDD = 5.0 V		3.8	6.7	
				fiH = 24 MHz Note 3		VDD = 3.0 V		3.8	6.7	
				fносо = 16 MHz, fін = 16 MHz ^{Note 3}	Normal operation	VDD = 5.0 V		2.8	4.9	
						VDD = 3.0 V		2.8	4.9	
			HS (high-speed main) mode Note 5 Subsystem clock operation	fmx = 20 MHz ^{Note 2} , VDD = 5.0 V	Normal	Square wave input		3.3	5.7	mA
		Subsystem clock operation			operation	Resonator connection		3.4	5.8	
				f _{MX} = 20 MHz Note 2, V _{DD} = 3.0 V	Normal operation	Square wave input		3.3	5.7	
						Resonator connection		3.4	5.8	
				f _{MX} = 10 MHz ^{Note 2} , V _{DD} = 5.0 V	Normal operation	Square wave input		2.0	3.4	
						Resonator connection		2.1	3.5	
				fmx = 10 MHz ^{Note 2} , V _{DD} = 3.0 V	Normal operation	Square wave input		2.0	3.4	
						Resonator connection		2.1	3.5	
				fsub = 32.768 kHz ^{Note 4} T _A = -40°C	Normal operation	Square wave input		4.7	6.1	μΑ
						Resonator connection		4.7	6.1	
			fsue = 32.768 kHz Note 4	Normal	Square wave input		4.7	6.1		
				TA = +25°C	operation	Resonator connection		4.7	6.1	
				fsub = 32.768 kHz ^{Note 4} TA = +50°C	Normal operation	Square wave input		4.8	6.7	
						Resonator connection		4.8	6.7	
				fsub = 32.768 kHz ^{Note 4} T _A = +70°C	Normal operation	Square wave input		4.8	7.5	-
						Resonator connection		4.8	7.5	
				fsub = 32.768 kHz ^{Note 4} TA = +85°C	Normal operation	Square wave input		5.4	8.9	
						Resonator connection		5.4	8.9	
				fsub = 32.768 kHz Note 4	Normal	Square wave input		7.2	21.0	
				TA = +105°C	operation	Resonator connection		7.3	21.1	

(Notes and Remarks are listed on the next page.)



- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 4.** When high-speed system clock and subsystem clock are stopped.
- **Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7.Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ @1 MHz to 32 MHz
 - 2.4 V \leq VDD \leq 5.5 V@1 MHz to 16 MHz
- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fin: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C



4.5 44-pin products

R5F104FAAFP, R5F104FCAFP, R5F104FDAFP, R5F104FEAFP, R5F104FFAFP, R5F104FGAFP, R5F104FHAFP, R5F104FJAFP

R5F104FADFP, R5F104FCDFP, R5F104FDDFP, R5F104FEDFP, R5F104FFDFP, R5F104FGDFP, R5F104FHDFP, R5F104FJDFP

R5F104FAGFP, R5F104FCGFP, R5F104FDGFP, R5F104FEGFP, R5F104FFGFP, R5F104FGGFP, R5F104FJGFP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]	
P-LQFP44-10x10-0.80	PLQP0044GC-A	P44GB-80-UES-2	0.36	



ΝΟΤΕ

Each lead centerline is located within 0.20 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

0.10

1.00

1.00

у

ZD

ZE



4.10 100-pin products

R5F104PFAFB, R5F104PGAFB, R5F104PHAFB, R5F104PJAFB R5F104PFDFB, R5F104PGDFB, R5F104PHDFB, R5F104PJDFB R5F104PFGFB, R5F104PGGFB, R5F104PHGFB, R5F104PJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]	
P-LFQFP100-14x14-0.50	PLQP0100KE-A	P100GC-50-GBR-1	0.69	



©2012 Renesas Electronics Corporation. All rights reserved.



REVISION HISTORY	RL78/G14 Datasheet
-------------------------	--------------------

Rev.	Data	Description			
	Date	Page	Summary		
3.20	Jan 05, 2015	p.135, 137, 139, 141, 143, 145	Modification of specifications in 3.3.2 Supply current characteristics		
		p.197	Modification of part number in 4.7 52-pin products		
3.30	Aug 12, 2016	p.143, 145	Addition of maximum values in (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products of 3.3.2 Supply current characteristics		

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash[®] technology licensed from Silicon Storage Technology, Inc.

All trademarks and registered trademarks are the property of their respective owners.