

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | RL78  |
| Core Size                  | 16-Bit  |
| Speed                      | 32MHz   |
| Connectivity               | CSI, I <sup>2</sup> C, LINbus, UART/USART                                       |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 48  |
| Program Memory Size        | 256KB (256K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 8K x 8  |
| RAM Size                   | 24K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V   |
| Data Converters            | A/D 12x8/10b; D/A 2x8b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-LQFP   |
| Supplier Device Package    | 64-LFQFP (10x10)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104ljafb-50 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

(3/5)

| 48-pins         48-pins         48-pins         48-pins         14-pins         14-pins <t< th=""><th>Pin count</th><th>Package</th><th>Fields of<br/>Application Note</th><th>Ordering Part Number</th></t<>  | Pin count | Package   | Fields of<br>Application Note | Ordering Part Number  |
|--|-----------|---|-------------------------------|---|
| (7 × 7 mm, 0.5 mm pitch)         R8F104G7AFEB4V0, R8F104GAFBB4X0, R8F104GAFBB4X0, R8F104GAFBB4X0, R8F104GAFBB4X0, R8F104GAFB4X0, R8F104GAFAAA4X0, R8F104GAFB4X0, R8F104GAFAAA4X0, R8F104GAFAA4X0, R8F104JAFAA4X0, R8F104JAFAA4X0, R8F104JAFAA4X0, R8F104JAF   | 48 pins   | 48-pin plastic LFQFP                            | A                             | R5F104GAAFB#V0, R5F104GCAFB#V0, R5F104GDAFB#V0, R5F104GEAFB#V0,     |
| 48-pin plastic HWOFN         A R8F104GAAPEBX0, R8F104GAAPBX0, R8F104GAAPAX0, R8F104AABX0, R8F   |           | $(7 \times 7 \text{ mm}, 0.5 \text{ mm pitch})$ |                               | R5F104GFAFB#V0, R5F104GGAFB#V0, R5F104GHAFB#V0, R5F104GJAFB#V0      |
| Image: Stand   |           |   |                               | R5F104GAAFB#X0, R5F104GCAFB#X0, R5F104GDAFB#X0, R5F104GEAFB#X0,     |
| ki k   |           |   |                               | R5F104GFAFB#X0, R5F104GGAFB#X0, R5F104GHAFB#X0, R5F104GJAFB#X0      |
| ki         RSF104GLAFB#50, RSF104GLAFB#50           P         RSF104GADFB#V0, RSF104GDDFBW0, RSF104GDFBW0, RSF104GDFBW0, RSF104GDFBW0, RSF104GDFBW0, RSF104GDFBW0, RSF104GDFBW0, RSF104GDFBW0, RSF104GJDFBW0, RSF104GJGFBW0, RSF104GDFBW0, RSF104GJGFBW0, RSF104GDFBW0, RSF104GJGFBW0, RSF104GJGAN4U0, RSF104GJAN4U0, RSF104GGAN4U0, RSF104GGAN4U0, RSF104GGAN4U0, RSF104GJAN4U0, RSF104GJAN4U0, RSF104GJAN4U0, RSF104GGAN4U0, RSF104GGAN4U, RSF104JGAAAU, RSF104JGAAUAU, RSF104  |           |   |                               | R5F104GKAFB#30, R5F104GLAFB#30                                      |
| D         R5F104GADFB#V0, R5F104GCDFB#V0, R5F104GDFB#V0, R5F104GADFB#V0,<br>R5F104GADFB#V0, R5F104GCDFB#V0, R5F104GDDFBV0, R5F104GDFB#V0,<br>R5F104GADFB#V0, R5F104GCDFB#V0, R5F104GDDFB#V0, R5F104GLDFB#V0,<br>R5F104GADFB#V0, R5F104GCDFB#V0, R5F104GDDFB#V0, R5F104GLDFB#V0,<br>R5F104GADFB#V0, R5F104GCDFB#V0, R5F104GDGFB#V0, R5F104GLDFB#V0,<br>R5F104GACFGB#V0, R5F104GCGFB#V0, R5F104GDGFB#V0, R5F104GLDFB#V0,<br>R5F104GACFGFB#V0, R5F104GCGFB#V0, R5F104GDGFB#V0, R5F104GLGFB#V0,<br>R5F104GCGFB#V0, R5F104GCGFB#V0, R5F104GDGFB#X0, R5F104GLGFB#V0,<br>R5F104GCGFB#V0, R5F104GLGFB#S0           48-pin plastic HWQFN<br>(7 × 7 mm, 0.5 mm pitch)         A         R5F104GCGFB#V0, R5F104GLGFB#00<br>R5F104GCANA#U0, R5F104GCANA#U0, R5F104GDAN#U0, R5F104GLANA#U0,<br>R5F104GCANA#U0, R5F104GCANA#U0, R5F104GDAN#U0, R5F104GDAN#U0,<br>R5F104GCANA#U0, R5F104GCANA#U0, R5F104GDAN#U0, R5F104GDAH#U0,<br>R5F104GCANA#U0, R5F104GCANA#U0, R5F104GDAH#U0,<br>R5F104GCANA#U0, R5F104GCANA#U0, R5F104GDAH#U0,<br>R5F104GCANA#U0, R5F104GCANA#U0, R5F104GDAH#U0,<br>R5F104GCANA#U0, R5F104GCANA#U0, R5F104GDAH#U0,<br>R5F104GCANA#U0, R5F104GCANA#U0, R5F104GDAH#U0,<br>R5F104GCANA#U0, R5F104GCANA#U0, R5F104GDAH#U0,<br>R5F104GCANA#U0, R5F104GDAH#U0, R5F104   |           |   |                               | R5F104GKAFB#50, R5F104GLAFB#50                                      |
| Image: Section of the sectio  |           |   | D                             | R5F104GADFB#V0, R5F104GCDFB#V0, R5F104GDDFB#V0, R5F104GEDFB#V0,     |
| 52 pins         52-pin plastic LQFP         A         R5F104GADFB#X0, R8F104GCDFB#X0, R8F104GDDFB#X0, R8F104GDDFB#X0, R8F104GDDFB#X0, R8F104GCDFB#X0, R8F104GDCFB#X0, R8F104GDCFB#X0, R8F104GDCFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GCGFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GDGFB#X0, R8F104GCGFB#X0, R8F104GCGFB#X0, R8F104GCGFB#X0, R8F104GDGFB#X0, R8F104GDAM#U0, R8F104GDAM#U0, R8F104GCGFB#X0, R8F104GCGFB#X0, R8F104GDAM#U0, R8F104GCAM#U0, R8F104GCAM#U0, R8F104GDAM#U0, R8F104GCAM#U0, R8F104GCAM#U0, R8F104GDAM#U0, R8F104GCAM#U0, R8F104GCAM#U0, R8F104GCAM#U0, R8F104GCAM#U0, R8F104GCAM#U0, R8F104GDAM#U0, R8F104GDAM#U0, R8F104GCAM#U0, R8F104GC   |           |   |                               | R5F104GFDFB#V0, R5F104GGDFB#V0, R5F104GHDFB#V0, R5F104GJDFB#V0      |
| 62 pin plastic LQFP         RSF104GCDFB#X0, RSF104GCDFB#X0, RSF104GCDFB#X0, RSF104GCGFB#X0, RSF104GCGAN#U0, RSF104GCAN#U0,   |           |   |                               | R5F104GADFB#X0, R5F104GCDFB#X0, R5F104GDDFB#X0, R5F104GEDFB#X0,     |
| S2 pins         S2 pin plastic LOPP         A         RSF104GAGFB#V0, RSF104GCGFB#V0, RSF104GGGFB#V0, RSF104GGGFB#S0, RSF104GGANA#U0, RSF104GGANA#W0, RSF104   |           |   |                               | R5F104GFDFB#X0, R5F104GGDFB#X0, R5F104GHDFB#X0, R5F104GJDFB#X0      |
| S2 pins         S2-pin plastic LOPP         A         RSF104GFCFB#V0, RSF104GCCFB#V0, RSF104GCGFB#V0, RSF104GCGAN#U0, RSF104GCAN#U0, RSF104G   |           |   | G                             | R5F104GAGFB#V0, R5F104GCGFB#V0, R5F104GDGFB#V0, R5F104GEGFB#V0,     |
| kink         RsF104GAGFB#X0, RsF104GCGFB#X0, RsF104GDGFB#X0, RsF104GGGFB#X0, RsF104GGGFB#X0, RsF104GGGFB#X0, RsF104GGGFB#X0, RsF104GGGFB#X0, RsF104GGGFB#X0, RsF104GGGFB#X0, RsF104GGGFB#X0, RsF104GGGFB#X0, RsF104GGGANA#U0, RsF104GGANA#U0, RSF104GGAAA#U0, RSF104GGANA#U0, RSF104GGANA#U0, RSF104GGANA#U0,  |           |   |                               | R5F104GFGFB#V0, R5F104GGGFB#V0, R5F104GHGFB#V0, R5F104GJGFB#V0      |
| S2 pins         S2-pin plastic LQFP         A         RSF104GCFGP#X0, RSF104GGCFB#X0, RSF104GGAPB#X0, RSF104GGAPB#X0, RSF104GGAPA#V0, RSF104GAGAPA#V0, RSF104GAGAPA#V0, RSF104GAGAPA#V0, RSF104GGAPA#V0, RSF104GAGAPA#V0, RSF104GGAPA#V0, RSF104JGAFA#V0, RS   |           |   |                               | R5F104GAGFB#X0, R5F104GCGFB#X0, R5F104GDGFB#X0, R5F104GEGFB#X0,     |
| Image: state in the state in thestate in the state in the state in the state in the st  |           |   |                               | R5F104GFGFB#X0, R5F104GGGFB#X0, R5F104GHGFB#X0, R5F104GJGFB#X0      |
| Image: space   |           |   |                               | R5F104GKGFB#30, R5F104GLGFB#30                                      |
| 48-pin plastic HWQFN         A         RSF104GAANA#U0, RSF104GCANA#U0, RSF104GDANA#U0, RSF104GEANA#U0,<br>RSF104GFANA#U0, RSF104GCANA#U0, RSF104GCANA#W0, RSF104GDANA#U0, RSF104GANA#W0,<br>RSF104GFANA#W0, RSF104GCANA#W0, RSF104GDANA#W0, RSF104GDANA#W0,<br>RSF104GFANA#W0, RSF104GCANA#W0, RSF104GDANA#W0, RSF104GDNA#W0,<br>RSF104GFANA#W0, RSF104GLANA#W0           V         NSF104GAANA#W0, RSF104GCANA#W0, RSF104GDNA#W0, RSF104GDNA#W0,<br>RSF104GFANA#W0, RSF104GLANA#W0           V         RSF104GCANA#W0, RSF104GDNA#U0, RSF104GDNA#U0,<br>RSF104GCANA#W0, RSF104GDNA#U0, RSF104GDNA#U0, RSF104GDNA#U0,<br>RSF104GFDNA#U0, RSF104GDNA#U0, RSF104GDNA#W0, RSF104GDNA#W0,<br>RSF104GFDNA#W0, RSF104GCDNA#W0, RSF104GDNA#W0, RSF104GDNA#W0,<br>RSF104GFDNA#W0, RSF104GCDNA#W0, RSF104GDDNA#W0, RSF104GDNA#W0,<br>RSF104GFGNA#W0, RSF104GCGNA#W0, RSF104GDCNA#W0, RSF104GDSNA#W0,<br>RSF104GFGNA#W0, RSF104GGCNA#W0, RSF104GDCNA#W0, RSF104GDSNA#W0,<br>RSF104GFGNA#W0, RSF104GCGNA#W0, RSF104GDCNA#W0, RSF104GDSNA#W0,<br>RSF104GFGNA#W0, RSF104GCGNA#W0, RSF104GDCNA#W0, RSF104GDSNA#W0,<br>RSF104GFGNA#W0, RSF104GCGNA#W0, RSF104GDCNA#W0, RSF104GGSNA#W0,<br>RSF104GFGNA#W0, RSF104GCGNA#W0, RSF104GDCNA#W0, RSF104GGSNA#W0,<br>RSF104GFGNA#W0, RSF104GGCNA#W0, RSF104JDAFA#V0,<br>RSF104GFGNA#W0, RSF104GGCNA#W0, RSF104JDAFA#V0,<br>RSF104GFGNA#W0, RSF104GLGNA#W0,<br>RSF104GFGNA#W0, RSF104JDAFA#V0, RSF104JDAFA#V0,<br>RSF104JGCFA#V0, RSF104JDAFA#V0, RSF104JDAFA#V0,<br>RSF104JGCFA#V0, RSF104JDAFA#V0, RSF104JDAFA#V0,<br>RSF104JGCFA#V0, RSF104JDAFA#V0, RSF104JDAFA#V0,<br>RSF104JGCFA#V0, RSF104JDDFA#V0, RSF104JDAFA#V0,<br>RSF104JGDFA#V0, RSF104JDDFA#V0, RSF104JDFA#V0,<br>RSF104JGDFA#V0, RSF104JDDFA#V0, RSF104JDF  |           |   |                               | R5F104GKGFB#50, R5F104GLGFB#50                                      |
| (7 × 7 mm, 0.5 mm pitch)         R5F104GFANA#U0, R5F104GGANA#U0, R5F104GGANA#U0, R5F104GGANA#U0, R5F104GGANA#U0, R5F104GGANA#W0, R5F104GGDNA#U0, R5F104GGDNA#U0, R5F104GGDNA#U0, R5F104GGDNA#U0, R5F104GGDNA#U0, R5F104GGDNA#U0, R5F104GGDNA#U0, R5F104GGDNA#W0, R5F104JGGA#X0, R5F104JGGDA#X0, R5F104JGGDA#X0, R5F104JGGA#X0,  |           | 48-pin plastic HWQFN                            | А                             | R5F104GAANA#U0, R5F104GCANA#U0, R5F104GDANA#U0, R5F104GEANA#U0,     |
| 52 pins         52-pin plastic LQFP         A         R5F104GCANA#W0, R5F104JCAFA#V0, R5F104JCAFA#V0, R5F104JCAFA#V0, R5F104JCAFA#V0, R5F104JCAFA#V0, R5F104JCAFA#V0, R5F104JCAFA#V0, R5F104JCAFA#V0, R5F104JCAFA#V0, R5F104JJCAFA#V0, R5F104JCD   |           | $(7 \times 7 \text{ mm}, 0.5 \text{ mm pitch})$ |                               | R5F104GFANA#U0, R5F104GGANA#U0, R5F104GHANA#U0, R5F104GJANA#U0      |
| 52 pins         52-pin plastic LQFP         A         R5F104GKANA#W0, R5F104GGANA#W0, R5F104GGANA#W0, R5F104GGANA#W0, R5F104GGANA#W0, R5F104GGANA#U0, R5F104JGAA#X0, R5F104JGAA#X0, R5F104JGAA#X0, R5F104JGAA#X0, R5F104JGAA#X0, R5F104JGAA#X0, R5F104JGAA#X0, R5F104JJAFA#X0, R5F104JJAFA#X0, R5F104JJAFA#X0, R5F104JJAFA#X0, R5F104JGAA#X0, R5F104JGAA#X0, R5F104JJAFA#X0, R5F104JJAFA#X0, R5F104JJAFA#X0, R5F104JGAA#X0, R5F104JGFA#X0, R5F104JJAFA#X0, R5F10   |           |   |                               | R5F104GAANA#W0, R5F104GCANA#W0, R5F104GDANA#W0, R5F104GEANA#W0,     |
| 52 pins         52-pin plastic LQFP         A         R5F104JCAA#V0, R5F104GLGNA#U0, R5F104GDNA#U0, R5F104GDNA#W0, R5F104GGNA#U0, R5F104GGNA#U0, R5F104GGGNA#W0, R5F104JGGAA#V0, R   |           |   |                               | R5F104GFANA#W0, R5F104GGANA#W0, R5F104GHANA#W0, R5F104GJANA#W0      |
| 52 pins         52-pin plastic LQFP         A         R5F104GKANA#W0, R5F104GCDNA#U0, R5F104JCDNA#U0, R5F104GDDNA#U0, R5F104GDNA#W0, R5F104GDRNA#W0, R5F104GDRNA#W0, R5F104GDRNA#W0, R5F104GDRNA#W0, R5F104GGNA#W0, R5F104GDRNA#W0, R5F104GDRNA#W0, R5F104GDRNA#W0, R5F104GDRNA#W0, R5F104GDRNA#W0, R5F104GGNA#W0, R5F104GDRNA#W0, R5F104GGNA#W0, R5F104GDRNA#W0, R5F104JDRFNA#V0, R5F104JJDFNA#V0, R5F104JJDF   |           |   |                               | R5F104GKANA#U0, R5F104GLANA#U0                                      |
| b         D         R5F104GADNA#U0, R5F104GCDNA#U0, R5F104GDNA#U0, R5F104GDNA#U0, R5F104GDNA#U0, R5F104GDNA#U0, R5F104GDNA#U0, R5F104GDNA#U0, R5F104GDNA#U0, R5F104GDNA#U0, R5F104GDNA#U0, R5F104GDNA#W0, R5F104GDNA#U0, R5F104JDAFA#V0, R5F104JDAFA#  |           |   |                               | R5F104GKANA#W0, R5F104GLANA#W0                                      |
| S2 pins         52-pin plastic LQFP         A         R5F104GRNA#V0, R5F104GGNA#W0, R5F104GGGNA#W0, R5F104JGFA#X0, R5F104JGGFA#X0, R5F104JGGA#X0, R5F104JGGA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JJGFA#X0, R5F104JGG   |           |   | D                             | R5F104GADNA#U0, R5F104GCDNA#U0, R5F104GDDNA#U0, R5F104GEDNA#U0,     |
| Separation         RSF104GADNA#W0, RSF104GCDNA#W0, RSF104GDDNA#W0, RSF104GEDNA#W0,<br>RSF104GFDNA#W0, RSF104GGDNA#W0, RSF104GDNA#W0, RSF104GJDNA#W0,<br>RSF104GGDNA#U0, RSF104GGDNA#U0, RSF104GDNA#U0, RSF104GJDNA#W0,<br>RSF104GGNA#U0, RSF104GGQNA#U0, RSF104GGDNA#W0, RSF104GJGNA#U0<br>RSF104GGNA#W0, RSF104GGQNA#W0, RSF104GDNA#W0, RSF104GJGNA#W0<br>RSF104GGNA#W0, RSF104GGQNA#W0, RSF104GDNA#W0, RSF104GJGNA#W0<br>RSF104GGNA#W0, RSF104GLGNA#W0<br>RSF104GGNA#W0, RSF104GLGNA#W0<br>RSF104GGNA#W0, RSF104GLGNA#W0<br>RSF104GGNA#W0, RSF104JDAFA#V0, RSF104JEAFA#V0, RSF104JFAFA#V0,<br>RSF104JGAFA#V0, RSF104JDAFA#V0, RSF104JEAFA#V0, RSF104JFAFA#V0,<br>RSF104JGAFA#V0, RSF104JDAFA#V0, RSF104JAFAFA#V0,<br>RSF104JGAFA#V0, RSF104JDAFA#V0, RSF104JJAFA#V0,<br>RSF104JGAFA#V0, RSF104JDAFA#X0, RSF104JJAFA#X0,<br>RSF104JGAFA#X0, RSF104JDDFA#V0, RSF104JJAFA#X0,<br>RSF104JGAFA#V0, RSF104JDDFA#V0, RSF104JJAFA#X0,<br>RSF104JGDFA#V0, RSF104JDDFA#V0, RSF104JJDFA#X0,<br>RSF104JGDFA#V0, RSF104JDDFA#X0, RSF104JJDFA#X0,<br>RSF104JGDFA#V0, RSF104JDDFA#X0, RSF104JJDFA#X0,<br>RSF104JGDFA#V0, RSF104JDGFA#V0, RSF104JJDFA#X0,<br>RSF104JGGFA#V0, RSF104JDGFA#V0, RSF104JJDFA#X0,<br>RSF104JGGFA#V0, RSF104JDGFA#X0, RSF104JJDFA#X0,<br>RSF104JGGFA#V0, RSF104JDGFA#X0, RSF104JJDFA#X0,<br>RSF104JGGFA#V0, RSF104JDGFA#X0, RSF104JJGFA#X0,<br>RSF104JGGFA#V0, RSF104JDGFA#X0, RSF104JJGFA#X0,<br>RSF104JGGFA#V0, RSF104JJGFA#X0, RSF104JJGFA#X0,<br>RSF104JGGFA#X0, RSF104JJGFA#X0, RSF104JJGFA#X0,<br>RSF104JGGFA   |           |   |                               | R5F104GFDNA#U0, R5F104GGDNA#U0, R5F104GHDNA#U0, R5F104GJDNA#U0      |
| 52 pins         52-pin plastic LQFP         A         R5F104GF0NA#W0, R5F104JGCGNA#U0, R5F104JGCGNA#U0, R5F104JGGGNA#W0, R5F104JGGGNA#W0, R5F104GJGNA#W0, R5F104GGGNA#W0, R5F104GJGNA#W0, R5F104GJGNA#W0, R5F104GGGNA#W0, R5F104GGGNA#W0, R5F104GGGNA#W0, R5F104GJGNA#W0, R5F104GGGNA#W0, R5F104GGGA#W0, R5F104GGGNA#W0, R5F104GGGGGGA#W0, R5F104GGGGNA#W0, R5F104GGGGNA#W0, R5F104GGGGNA#W0   |           |   |                               | R5F104GADNA#W0, R5F104GCDNA#W0, R5F104GDDNA#W0, R5F104GEDNA#W0,     |
| G R5F104GAGNA#U0, R5F104GCGNA#U0, R5F104GDGNA#U0, R5F104GDGNA#U0, R5F104GEGNA#U0,<br>R5F104GFGNA#U0, R5F104GGGNA#U0, R5F104GDGNA#U0, R5F104GJGNA#U0<br>R5F104GGGNA#W0, R5F104GGGNA#W0, R5F104GDGNA#W0, R5F104GJGNA#W0<br>R5F104GFGNA#W0, R5F104GGGNA#W0, R5F104GDGNA#W0, R5F104GJGNA#W0<br>R5F104GKGNA#W0, R5F104GLGNA#W0<br>S52 pins 52-pin plastic LQFP<br>(10 × 10 mm, 0.65 mm pitch) A R5F104JCAFA#V0, R5F104JDAFA#V0, R5F104JJAFA#V0,<br>R5F104JGAFA#V0, R5F104JDAFA#V0, R5F104JJAFA#V0<br>R5F104JGAFA#V0, R5F104JDAFA#V0, R5F104JJAFA#V0<br>R5F104JGAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0<br>R5F104JGAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0<br>R5F104JGAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0<br>R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JJAFA#X0<br>R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JJDFA#V0<br>R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JJDFA#V0<br>R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JJDFA#V0<br>R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JJDFA#V0<br>R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JDFA#V0<br>R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JJDFA#V0<br>R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JDFA#V0<br>R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JJDFA#V0<br>R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JJDFA#V0<br>R5F104JGDFA#V0, R5F104JDGFA#V0, R5F104JJDFA#V0<br>R5F104JGGFA#V0, R5F104JDGFA#V0, R5F104JJGFA#V0<br>R5F104JGGFA#V0, R5F104JJGFA#V0<br>R5F104JGGFA#V0, R5F104JJGFA#V0<br>R5F104JGGFA#V0, R5F104JJGFA#V0<br>R5F104JGGFA#V0, R5F104JJGFA#V0<br>R5F104JGGFA#V0, R5F104JJGFA#V0<br>R5F104JGGFA#V0, R5F104JJGFA#V0<br>R5F104JGGFA#V0, R5F104JJGFA#V0<br>R5F104JGGFA#X0, R5F104JJGFA#X0<br>R5F104JGGFA#X0, R5F104JJGFA#X0<br>R5F104JGGFA#X0, R5F104JJGFA#X0<br>R5F104JGGFA#X0<br>R5F104JGGFA#X0<br>R5F104JGGFA#X0<br>R5F104JGGFA#X0<br>R5F104JGGFA#X0<br>R5F104JGGFA#X0<br>R5F104JGGFA#X0<br>R5F104JGGFA#X0<br>R5F104JGGFA#X0<br>R5F104JGGFA#X0<br>R5F104JGGFA#X0<br>R5F104JGGFA#X0<br>R5F104JGGFA#X0<br>R5F104JGGFA#X0<br>R5F104JGGFA#X0<br>R5F104JGGFA#X0<br>R5F104JG |           |   |                               | R5F104GFDNA#W0, R5F104GGDNA#W0, R5F104GHDNA#W0, R5F104GJDNA#W0      |
| 52 pins       52-pin plastic LQFP       A       R5F104GRGNA#U0, R5F104GCGNA#U0, R5F104GGGNA#W0, R5F104GGGNA#W0, R5F104GJGNA#W0         52 pins       52-pin plastic LQFP       A       R5F104GRGNA#W0, R5F104JGGNA#W0       R5F104JGAGNA#W0         52 pins       52-pin plastic LQFP       A       R5F104JGAFA#V0, R5F104JDAFA#V0, R5F104JBAFA#V0, R5F104JJAFA#V0, R5F104JJAFA#V0, R5F104JJAFA#V0, R5F104JJAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JJAFA#V0, R5F104JJAFA#V0, R5F104JJAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JJAFA#X0         D       R5F104JGAFA#V0, R5F104JDAFA#V0, R5F104JDAFA#X0, R5F104JFAFA#X0, R5F104JGAFA#X0, R5F104JGA#X0, R5F104JJGA#X0, R5F104JJGA#X0, R5F104JGA#X0, R5F104JGA   |           |   | G                             | R5F104GAGNA#U0, R5F104GCGNA#U0, R5F104GDGNA#U0, R5F104GEGNA#U0,     |
| R5F104CAGNA#W0, R5F104GCGNA#W0, R5F104GDGNA#W0, R5F104GEGNA#W0, R5F104GEGNA#W0, R5F104GEGNA#W0, R5F104GEGNA#W0, R5F104GEGNA#W0, R5F104GEGNA#W0, R5F104GEGNA#W0, R5F104GEGNA#W0, R5F104GEGNA#W0         S2 pins       52-pin plastic LQFP       A       R5F104JCAFA#V0, R5F104JDAFA#V0, R5F104JEAFA#V0, R5F104JFAFA#V0, R5F104JFAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#X0, R5F104JJGA#X0, R   |           |   |                               |   |
| S2 pins       52-pin plastic LQFP       A       R5F104GKGNA#W0, R5F104GLGNA#W0         (10 × 10 mm, 0.65 mm pitch)       A       R5F104JCAFA#V0, R5F104JDAFA#V0, R5F104JEAFA#V0, R5F104JFAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JGAFA#X0, R5F104JAFA#X0, R5F104JAFA#X0, R5F104JGAFA#X0, R5F104JGA   |           |   |                               | R5F104GAGNA#W0, R5F104GCGNA#W0, R5F104GDGNA#W0, R5F104GEGNA#W0,     |
| S2 pins       52-pin plastic LQFP       A       R5F104GKGNA#V0, R5F104GLGNA#V0, R5F104JEAFA#V0, R5F104JFAFA#V0,         (10 × 10 mm, 0.65 mm pitch)       A       R5F104JCAFA#V0, R5F104JDAFA#V0, R5F104JJAFA#V0         R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,       R5F104JGAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,         R5F104JGAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,       R5F104JGAFA#X0, R5F104JDAFA#X0,         R5F104JGAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,       R5F104JGAFA#X0, R5F104JDDFA#X0,         R5F104JGDFA#X0, R5F104JDDFA#X0, R5F104JJDFA#X0,       R5F104JGDFA#V0,         R5F104JGDFA#V0, R5F104JDDFA#X0, R5F104JJDFA#V0,       R5F104JGDFA#V0,         R5F104JGDFA#X0, R5F104JDDFA#X0, R5F104JJDFA#X0,       R5F104JGDFA#X0, R5F104JDDFA#X0,         R5F104JGDFA#X0, R5F104JDDFA#X0, R5F104JJDFA#X0,       R5F104JGDFA#X0, R5F104JDDFA#X0,         R5F104JGGFA#V0, R5F104JDGFA#V0, R5F104JJDFA#X0,       R5F104JGGFA#V0, R5F104JDGFA#V0,         R5F104JGGFA#V0, R5F104JDGFA#V0, R5F104JJGFA#V0,       R5F104JGGFA#V0, R5F104JDGFA#V0,         R5F104JGGFA#X0, R5F104JDGFA#X0, R5F104JJGFA#V0,       R5F104JGGFA#X0, R5F104JDGFA#X0, R5F104JJGFA#X0,   |           |   |                               |   |
| 52 pins       52-pin plastic LQFP       A       R5F104JCAFA#V0, R5F104JDAFA#V0, R5F104JEAFA#V0, R5F104JFAFA#V0,         (10 × 10 mm, 0.65 mm pitch)       A       R5F104JCAFA#V0, R5F104JHAFA#V0, R5F104JJAFA#V0         R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,       R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,         R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,       R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,         R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JDAFA#X0,       R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,         R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JDAFA#X0,       R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,         R5F104JCDFA#V0, R5F104JDAFA#X0, R5F104JDAFA#X0,       R5F104JCDFA#V0, R5F104JDDFA#V0, R5F104JDAFA#V0,         R5F104JCDFA#X0, R5F104JDDFA#V0, R5F104JDAFA#X0,       R5F104JCDFA#X0, R5F104JDDFA#X0, R5F104JDAFA#X0,         R5F104JCDFA#X0, R5F104JDDFA#X0, R5F104JDAFA#X0,       R5F104JGDFA#X0, R5F104JDAFA#X0, R5F104JDAFA#X0,         R5F104JCDFA#X0, R5F104JDGFA#X0, R5F104JDAFA#X0,       R5F104JGGFA#X0, R5F104JDGFA#X0, R5F104JJGFA#V0,         R5F104JCGFA#X0, R5F104JDGFA#X0, R5F104JJGFA#X0,       R5F104JGGFA#X0, R5F104JJGFA#X0, R5F104JJGFA#X0,         R5F104JGGFA#X0, R5F104JJGGFA#X0, R5F104JJGFA#X0,       R5F104JGGFA#X0, R5F104JJGFA#X0, R5F104JJGFA#X0,  |           |   |                               |   |
| 52 pins       52-pin plastic LQFP       A       R5F104JCAFA#V0, R5F104JDAFA#V0, R5F104JEAFA#V0, R5F104JFAFA#V0, R5F104JFAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#V0, R5F104JGAFA#X0, R5F104JGDFA#V0, R5F104JGDFA#V0, R5F104JGDFA#V0, R5F104JGDFA#V0, R5F104JGDFA#V0, R5F104JGDFA#V0, R5F104JGDFA#V0, R5F104JGDFA#V0, R5F104JGDFA#X0, R5F104JGDFA#X0, R5F104JGDFA#X0, R5F104JGDFA#X0, R5F104JGDFA#X0, R5F104JGDFA#X0, R5F104JGDFA#X0, R5F104JGDFA#V0, R5F104JGGFA#V0, R5F104JGGFA#V0, R5F104JGGFA#V0, R5F104JGGFA#V0, R5F104JGGFA#V0, R5F104JGGFA#V0, R5F104JGGFA#V0, R5F104JGGFA#X0, R5F104JJGGFA#X0, R5F104JJGGFA#X0   | 50        |   |                               |   |
| (10 × 10 mm, 0.05 mm pich)       RSF 104JGAFA#V0, RSF 104JBAFA#V0, RSF 104JAFA#V0         RSF 104JCAFA#X0, RSF 104JDAFA#X0, RSF 104JAFA#V0       RSF 104JCAFA#X0, RSF 104JDAFA#X0, RSF 104JAFA#V0         RSF 104JCAFA#X0, RSF 104JDAFA#X0, RSF 104JAFA#V0       RSF 104JGAFA#X0, RSF 104JDAFA#X0, RSF 104JJAFA#X0         D       RSF 104JCDFA#V0, RSF 104JDDFA#V0, RSF 104JDAFA#X0         RSF 104JGDFA#V0, RSF 104JDDFA#V0, RSF 104JJDFA#V0       RSF 104JGDFA#V0, RSF 104JDDFA#V0, RSF 104JJDFA#V0         RSF 104JCDFA#X0, RSF 104JDDFA#X0, RSF 104JDDFA#X0, RSF 104JEDFA#X0, RSF 104JGDFA#X0, RSF 104JGDFA#X0, RSF 104JDDFA#X0       RSF 104JGDFA#X0, RSF 104JDDFA#X0, RSF 104JDDFA#X0         G       RSF 104JCGFA#V0, RSF 104JDGFA#V0, RSF 104JJGFA#V0, RSF 104JGGFA#V0, RSF 104JGGFA#X0, RSF 104JJGGFA#X0   | 52 pins   | 52-pin plastic LQFP                             | A                             | R5F104JCAFA#V0, R5F104JDAFA#V0, R5F104JEAFA#V0, R5F104JFAFA#V0,     |
| R5F104JCAFA#X0, R5F104JDAFA#X0, R5F104JEAFA#X0, R5F104JFAFA#X0,         R5F104JGAFA#X0, R5F104JDAFA#X0, R5F104JJAFA#X0,         R5F104JGAFA#X0, R5F104JDDFA#V0, R5F104JJEDFA#V0,         R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JJDFA#V0,         R5F104JCDFA#X0, R5F104JDDFA#V0, R5F104JJDFA#V0,         R5F104JCDFA#X0, R5F104JDDFA#X0, R5F104JJDFA#X0,         R5F104JCDFA#X0, R5F104JDDFA#X0, R5F104JJDFA#X0,         R5F104JGDFA#X0, R5F104JDDFA#X0, R5F104JJDFA#X0,         R5F104JGDFA#X0, R5F104JDGFA#X0, R5F104JJDFA#X0,         R5F104JGGFA#V0, R5F104JDGFA#V0, R5F104JJGFA#V0,         R5F104JGGFA#V0, R5F104JDGFA#V0, R5F104JJGFA#V0,         R5F104JCGFA#X0, R5F104JDGFA#X0, R5F104JJGFA#X0,         R5F104JCGFA#X0, R5F104JDGFA#X0, R5F104JGFA#X0,         R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGFA#X0,         R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JJGFA#X0,   |           |   |                               |   |
| DR5F104JCDFA#V0, R5F104JDDFA#V0, R5F104JEDFA#V0, R5F104JEDFA#V0,<br>R5F104JGDFA#V0, R5F104JDDFA#V0, R5F104JJDFA#V0<br>R5F104JCDFA#X0, R5F104JDDFA#X0, R5F104JEDFA#X0, R5F104JGDFA#X0,<br>R5F104JGDFA#X0, R5F104JDDFA#X0, R5F104JJDFA#X0GR5F104JGDFA#X0, R5F104JDGFA#V0, R5F104JEGFA#V0, R5F104JFGFA#V0,<br>R5F104JGGFA#V0, R5F104JDGFA#V0, R5F104JJGFA#V0,<br>R5F104JGGFA#V0, R5F104JJGFA#V0, R5F104JJGFA#V0,<br>R5F104JGGFA#V0, R5F104JJGFA#V0, R5F104JJGFA#V0,<br>R5F104JGGFA#X0, R5F104JJGFA#V0, R5F104JJGFA#V0,<br>R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0,<br>R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0,<br>R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0,<br>R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0,<br>R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JGGFA#X0,<br>R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JJGGFA#X0,<br>R5F104JGGFA#X0, R5F104JJGGFA#X0,<br>R5F104JGGFA#X0, R5F104JJGGFA#X0,<br>R5F104JJGGFA#X0, R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0, R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104JJGFA#X0,<br>R5F104J   |           |   |                               | RSF 104JCAFA#X0, RSF 104JDAFA#X0, RSF 104JEAFA#X0, RSF 104JFAFA#X0, |
| BFIGH 10430DF A#V0, R0F 10430DF A#X0, R0F 10430DF A#X0   |           |   |                               |   |
| R5F104JCDFA#X0, R5F104JDDFA#X0, R5F104JEDFA#X0, R5F104JEDFA#X0,<br>R5F104JGDFA#X0, R5F104JDGFA#X0, R5F104JJDFA#X0GR5F104JCGFA#V0, R5F104JDGFA#V0, R5F104JEGFA#V0, R5F104JFGFA#V0,<br>R5F104JGGFA#V0, R5F104JHGFA#V0, R5F104JJGFA#V0<br>R5F104JCGFA#X0, R5F104JDGFA#X0, R5F104JEGFA#X0, R5F104JFGFA#X0,<br>R5F104JGGFA#X0, R5F104JGGFA#X0, R5F104JJGFA#X0   |           |   | D                             | R5F104.JGDFA#V0, R5F104.JHDFA#V0, R5F104.JJDFA#V0, R5F104.JJDFA#V0, |
| G       R5F104JGDFA#X0, R5F104JHDFA#X0, R5F104JJGFA#X0         G       R5F104JCGFA#V0, R5F104JDGFA#V0, R5F104JEGFA#V0, R5F104JGGFA#V0, R5F104JGGFA#V0, R5F104JGGFA#V0, R5F104JGGFA#X0, R5F104JJGFA#X0, R5F104JJGFA#X0  |           |   |                               |   |
| G         R5F104JCGFA#V0, R5F104JDGFA#V0, R5F104JEGFA#V0, R5F104JFGFA#V0,           R5F104JGGFA#V0, R5F104JHGFA#V0, R5F104JJGFA#V0         R5F104JGGFA#X0, R5F104JDGFA#X0, R5F104JEGFA#X0,           R5F104JCGFA#X0, R5F104JGGFA#X0, R5F104JGFA#X0,         R5F104JGGFA#X0, R5F104JGGFA#X0,  |           |   |                               | R5F104JGDFA#X0, R5F104JHDFA#X0, R5F104JJDFA#X0                      |
| R5F104JGGFA#V0, R5F104JHGFA#V0, R5F104JJGFA#V0<br>R5F104JCGFA#X0, R5F104JDGFA#X0, R5F104JEGFA#X0, R5F104JFGFA#X0,<br>R5F104JGGFA#X0, R5F104JHGFA#X0, R5F104JJGFA#X0  |           |   | G                             | R5F104JCGFA#V0, R5F104JDGFA#V0, R5F104JEGFA#V0. R5F104JFGFA#V0.     |
| R5F104JCGFA#X0, R5F104JDGFA#X0, R5F104JEGFA#X0, R5F104JFGFA#X0,<br>R5F104JGGFA#X0, R5F104JHGFA#X0, R5F104JJGFA#X0  |           |   | _                             | R5F104JGGFA#V0, R5F104JHGFA#V0, R5F104JJGFA#V0                      |
| R5F104JGGFA#X0, R5F104JHGFA#X0, R5F104JJGFA#X0   |           |   |                               | R5F104JCGFA#X0, R5F104JDGFA#X0, R5F104JEGFA#X0, R5F104JFGFA#X0.     |
|  |           |   |                               | R5F104JGGFA#X0, R5F104JHGFA#X0, R5F104JJGFA#X0                      |

Note

For the fields of application, refer to Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

| 10  | n   |
|-----|-----|
| 1/1 | 21  |
| 12/ | ~ ' |

|                        |                      | 30-pin  | 32-pin  | 36-pin          | 40-pin          |  |  |  |
|------------------------|----------------------|---|---|-----------------|-----------------|--|--|--|
| Item                   |                      | R5F104Ax  | R5F104Bx  | R5F104Cx        | R5F104Ex        |  |  |  |
|                        |                      | (x = A, C to E)   | (x = A, C to E)   | (x = A, C to E) | (x = A, C to E) |  |  |  |
| Clock output/buzzer    | output               | 2 2 2 2 2   |   |                 |                 |  |  |  |
|                        |                      | <ul> <li>[30-pin, 32-pin, 36-pin products]</li> <li>2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz<br/>(Main system clock: fMAIN = 20 MHz operation)</li> <li>[40-pin products]</li> <li>2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz<br/>(Main system clock: fMAIN = 20 MHz operation)</li> <li>256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz</li> <li>(Subsystem clock: fulls = 32 768 kHz operation)</li> </ul> |   |                 |                 |  |  |  |
| 8/10-bit resolution A  | /D converter         | 8 channels  | 8 channels  | 8 channels      | 9 channels      |  |  |  |
| Serial interface       |                      | <ul> <li>[30-pin, 32-pin products]</li> <li>CSI: 1 channel/UART (</li> <li>CSI: 1 channel/UART:</li> <li>CSI: 1 channel/UART:</li> <li>[36-pin, 40-pin products]</li> <li>CSI: 1 channel/UART (</li> <li>CSI: 1 channel/UART:</li> <li>CSI: 2 channels/UART:</li> </ul>   | <ul> <li>[30-pin, 32-pin products]</li> <li>CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 1 channel/UART: 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 1 channel/UART: 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>[36-pin, 40-pin products]</li> <li>CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 1 channel/UART: 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 2 channels/LIAPT: 1 channel/simplified I<sup>2</sup>C: 2 channels</li> </ul> |                 |                 |  |  |  |
|                        | I <sup>2</sup> C bus | 1 channel   | 1 channel   | 1 channel       | 1 channel       |  |  |  |
| Data transfer contro   | ller (DTC)           | 28 sources  |   |                 | 29 sources      |  |  |  |
| Event link controller  | (ELC)                | Event input: 19<br>Event trigger output: 7  | Event input: 19Event input: 20Event trigger output: 7Event trigger output: 7  |                 |                 |  |  |  |
| Vectored interrupt     | Internal             | 24  | 24  | 24              | 24              |  |  |  |
| sources                | External             | 6   | 6   | 6               | 7               |  |  |  |
| Key interrupt          | 1                    | _   | _   | —               | 4               |  |  |  |
| Reset                  |                      | <ul> <li>Reset by RESET pin</li> <li>Internal reset by watchdog timer</li> <li>Internal reset by power-on-reset</li> <li>Internal reset by voltage detector</li> <li>Internal reset by illegal instruction execution <sup>Note</sup></li> <li>Internal reset by RAM parity error</li> <li>Internal reset by illegal-memory access</li> </ul>  |   |                 |                 |  |  |  |
| Power-on-reset circuit |                      | <ul> <li>Power-on-reset: 1.51 ±0.04 V (T<sub>A</sub> = -40 to +85°C)<br/>1.51 ±0.06 V (T<sub>A</sub> = -40 to +105°C)</li> <li>Power-down-reset: 1.50 ±0.04 V (T<sub>A</sub> = -40 to +85°C)<br/>1.50 ±0.06 V (T<sub>A</sub> = -40 to +105°C)</li> </ul>  |   |                 |                 |  |  |  |
| Voltage detector       |                      | 1.63 V to 4.06 V (14 stag   | es)   |                 |                 |  |  |  |
| On-chip debug func     | tion                 | Provided  |   |                 |                 |  |  |  |
| Power supply voltag    | е                    | VDD = 1.6 to 5.5 V (TA = -<br>VDD = 2.4 to 5.5 V (TA = -  | -40 to +85°C)<br>-40 to +105°C)   |                 |                 |  |  |  |
| Operating ambient t    | emperature           | $T_A = -40$ to +85°C (A: Consumer applications, D: Industrial applications),<br>$T_A = -40$ to +105°C (G: Industrial applications)  |   |                 |                 |  |  |  |

Note

The illegal instruction is generated when instruction code  $\ensuremath{\mathsf{FFH}}$  is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

RENESAS

| Note | The flash library uses RAM in self-programming and rewriting of the data flash memory.                           |
|------|--|
|      | The target products and start address of the RAM areas used by the flash library are shown below.                |
|      | R5F104xJ (x = F, G, J, L, M, P): Start address F9F00H  |
|      | For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family |
|      | (R20UT2944).   |



| 1 | 0 | in | 1 |
|---|---|----|---|
| ( | 2 | 12 |   |

|                             |                      | 48-pin   | 64-pin                       |  |  |  |
|-----------------------------|----------------------|--|------------------------------|--|--|--|
| Item                        |                      | R5F104Gx   | R5F104Lx                     |  |  |  |
|                             |                      | (x = K, L)   | (x = K, L)                   |  |  |  |
| Clock output/buzzer outp    | ut                   | 2  | 2                            |  |  |  |
|                             |                      | <ul> <li>2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz<br/>(Main system clock: fMAIN = 20 MHz operation)</li> <li>256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz<br/>(Subsystem clock: fSUB = 32 768 kHz operation)</li> </ul>  |                              |  |  |  |
| 8/10-bit resolution A/D co  | nverter              | 10 channels  | 12 channels                  |  |  |  |
| D/A converter               |                      | 2 channels   |                              |  |  |  |
| Comparator                  |                      | 2 channels   |                              |  |  |  |
| Serial interface            |                      | <ul> <li>[48-pin products]</li> <li>CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I<sup>2</sup>C: 2 channels</li> <li>CSI: 1 channel/UART: 1 channel/simplified I<sup>2</sup>C: 1 channel</li> <li>CSI: 2 channels/UART: 1 channel/simplified I<sup>2</sup>C: 2 channels</li> <li>[64-pin products]</li> <li>CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I<sup>2</sup>C: 2 channels</li> <li>CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I<sup>2</sup>C: 2 channels</li> <li>CSI: 2 channels/UART (1 channel/simplified I<sup>2</sup>C: 2 channels</li> <li>CSI: 2 channels/UART: 1 channel/simplified I<sup>2</sup>C: 2 channels</li> <li>CSI: 2 channels/UART: 1 channel/simplified I<sup>2</sup>C: 2 channels</li> </ul> |                              |  |  |  |
|                             | I <sup>2</sup> C bus | 1 channel  | 1 channel                    |  |  |  |
| Data transfer controller (I | DTC)                 | 32 sources   | 33 sources                   |  |  |  |
| Event link controller (ELC  | ;)                   | Event input: 22<br>Event trigger output: 9   |                              |  |  |  |
| Vectored interrupt          | Internal             | 24   | 24                           |  |  |  |
| sources                     | External             | 10   | 13                           |  |  |  |
| Key interrupt               |                      | 6  | 8                            |  |  |  |
| Reset                       |                      | <ul> <li>Reset by RESET pin</li> <li>Internal reset by watchdog timer</li> <li>Internal reset by power-on-reset</li> <li>Internal reset by voltage detector</li> <li>Internal reset by illegal instruction execution <sup>Note</sup></li> <li>Internal reset by RAM parity error</li> <li>Internal reset by illegal-memory access</li> </ul>   |                              |  |  |  |
| Power-on-reset circuit      |                      | • Power-on-reset: $1.51 \pm 0.04 \text{ V}$ (TA = -40 to +85°C)<br>$1.51 \pm 0.06 \text{ V}$ (TA = -40 to +105°C)<br>• Power-down-reset: $1.50 \pm 0.04 \text{ V}$ (TA = -40 to +85°C)<br>$1.50 \pm 0.06 \text{ V}$ (TA = -40 to +105°C)   |                              |  |  |  |
| Voltage detector            |                      | 1.63 V to 4.06 V (14 stages)   |                              |  |  |  |
| On-chip debug function      |                      | Provided   |                              |  |  |  |
| Power supply voltage        |                      | V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = -40 to +85°C)<br>V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> = -40 to +105°C)  |                              |  |  |  |
| Operating ambient tempe     | erature              | TA = -40 to +85°C (A: Consumer applications,<br>TA = -40 to +105°C (G: Industrial applications)  | D: Industrial applications), |  |  |  |

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

RENESAS

| (2)2 | ١ |
|------|---|
| (2/2 | ) |

|                             |                      | 80-pin   | 100-pin   |  |  |  |  |  |
|-----------------------------|----------------------|--|---|--|--|--|--|--|
| Item                        |                      | R5F104Mx   | R5F104Px  |  |  |  |  |  |
|                             |                      | (x = F to H, J)  | (x = F  to  H, J)   |  |  |  |  |  |
| Clock output/buzzer output  |                      | 2  | 2   |  |  |  |  |  |
|                             |                      | • 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.4  | 5 MHz, 5 MHz, 10 MHz                                      |  |  |  |  |  |
|                             |                      | (Main system clock: fмаin = 20 MHz operation   | (Main system clock: fmain = 20 MHz operation)             |  |  |  |  |  |
|                             |                      | • 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.09   | 96 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz                 |  |  |  |  |  |
|                             |                      | (Subsystem clock: fs∪B = 32.768 kHz opera  | tion)   |  |  |  |  |  |
| 8/10-bit resolution         | A/D converter        | 17 channels  | 20 channels   |  |  |  |  |  |
| D/A converter               |                      | 2 channels   | 2 channels  |  |  |  |  |  |
| Comparator                  |                      | 2 channels   | 2 channels  |  |  |  |  |  |
| Serial interface            |                      | [80-pin, 100-pin products]   |   |  |  |  |  |  |
|                             |                      | CSI: 2 channels/UART (UART supporting L  | N-bus): 1 channel/simplified I <sup>2</sup> C: 2 channels |  |  |  |  |  |
|                             |                      | CSI: 2 channels/UART: 1 channel/simplified   | I <sup>2</sup> C: 2 channels                              |  |  |  |  |  |
|                             |                      | CSI: 2 channels/UART: 1 channel/simplified   | I <sup>2</sup> C: 2 channels                              |  |  |  |  |  |
|                             |                      | CSI: 2 channels/UART: 1 channel/simplified   | I <sup>2</sup> C: 2 channels                              |  |  |  |  |  |
|                             | I <sup>2</sup> C bus | 2 channels   | 2 channels  |  |  |  |  |  |
| Data transfer cont          | troller (DTC)        | 39 sources 39 sources  |   |  |  |  |  |  |
| Event link controller (ELC) |                      | Event input: 26  |   |  |  |  |  |  |
|                             |                      | Event trigger output: 9  |   |  |  |  |  |  |
| Vectored inter-             | Internal             | 32   | 32  |  |  |  |  |  |
| rupt sources                | External             | 13   | 13  |  |  |  |  |  |
| Key interrupt               |                      | 8  | 8   |  |  |  |  |  |
| Reset                       |                      | Reset by RESET pin   |   |  |  |  |  |  |
|                             |                      | <ul> <li>Internal reset by watchdog timer</li> </ul>                                       |   |  |  |  |  |  |
|                             |                      | <ul> <li>Internal reset by power-on-reset</li> </ul>                                       |   |  |  |  |  |  |
|                             |                      | <ul> <li>Internal reset by voltage detector</li> </ul>                                     |   |  |  |  |  |  |
|                             |                      | Internal reset by illegal instruction execution  | Internal reset by illegal instruction execution Note      |  |  |  |  |  |
|                             |                      | <ul> <li>Internal reset by RAM parity error</li> </ul>                                     | Internal reset by RAM parity error                        |  |  |  |  |  |
|                             |                      | Internal reset by illegal-memory access  |   |  |  |  |  |  |
| Power-on-reset ci           | rcuit                | • Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C)   |   |  |  |  |  |  |
|                             |                      | 1.51 ±0.06 V (TA = -40   | 1.51 ±0.06 V (TA = -40 to +105°C)                         |  |  |  |  |  |
|                             |                      | • Power-down-reset: $1.50 \pm 0.04 \text{ V}$ (TA = -40 to +85°C)                          |   |  |  |  |  |  |
| Voltago dotoctor            |                      | 1.63 V to 4.06 V (14 stages)   |   |  |  |  |  |  |
| On-chip debug fu            | nction               | Provided   |   |  |  |  |  |  |
| Power supply yelt           | 200                  | $V_{DD} = 1.6 \text{ to } 5.5 \text{ V} (T_{A} = 40 \text{ to } \pm 85^{\circ} \text{ C})$ |   |  |  |  |  |  |
|                             | aye                  | $V_{DD} = 2.4 \text{ to } 5.5 \text{ V} (T_A = -40 \text{ to } +0.5 \text{ C})$            |   |  |  |  |  |  |
| Operating ambien            | it temperature       | $T_{A} = -40$ to +85°C (A: Consumer applications   | D: Industrial applications)                               |  |  |  |  |  |
|                             |                      | $T_A = -40$ to +105°C (G: Industrial applications  | )   |  |  |  |  |  |
|                             |                      |  | ,<br>,  |  |  |  |  |  |

Note

The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

[80-pin, 100-pin products (code flash memory 384 KB to 512 KB)]

# Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

|                                    |  |  | (1/2)  |  |  |  |  |
|------------------------------------|--|--|--|--|--|--|--|
|                                    |  | 80-pin   | 100-pin                                      |  |  |  |  |
| Item                               |  | R5F104Mx   | R5F104Px                                     |  |  |  |  |
|                                    |  | (x = K, L)   | (x = K, L)                                   |  |  |  |  |
| Code flash men                     | nory (KB)                              | 384 to 512   | 384 to 512                                   |  |  |  |  |
| Data flash mem                     | ory (KB)                               | 8  | 8  |  |  |  |  |
| RAM (KB)                           |  | 32 to 48 <sup>Note</sup>   | 32 to 48 Note                                |  |  |  |  |
| Address space                      |  | 1 MB   |  |  |  |  |  |
| Main system                        | High-speed system                      | X1 (crystal/ceramic) oscillation, external main  | system clock input (EXCLK)                   |  |  |  |  |
| clock                              | clock                                  | HS (high-speed main) mode: 1 to 20 MHz (V  | /DD = 2.7 to 5.5 V),                         |  |  |  |  |
|                                    |  | HS (high-speed main) mode: 1 to 16 MHz (V  | /DD = 2.4 to 5.5 V),                         |  |  |  |  |
|                                    |  | LS (low-speed main) mode: 1 to 8 MHz (VD   | DD = 1.8  to  5.5  V),                       |  |  |  |  |
|                                    |  | LV (low-voltage main) mode: 1 to 4 MHz (Vc   | od = 1.6 to 5.5 V)                           |  |  |  |  |
|                                    | High-speed on-chip                     | HS (high-speed main) mode: 1 to 32 MHz (V  | /DD = 2.7 to 5.5 V),                         |  |  |  |  |
|                                    | oscillator clock (fiH)                 | HS (high-speed main) mode: 1 to 16 MHz (V  | ′DD = 2.4 to 5.5 V),                         |  |  |  |  |
|                                    |  | LS (low-speed main) mode: 1 to 8 MHz (VD   | D = 1.8  to  5.5  V),                        |  |  |  |  |
|                                    |  | LV (low-voltage main) mode: 1 to 4 MHz (VD   | D = 1.6 to 5.5 V)                            |  |  |  |  |
| Subsystem cloc                     | k                                      | XT1 (crystal) oscillation, external subsystem c  | lock input (EXCLKS) 32.768 kHz               |  |  |  |  |
| Low-speed on-chip oscillator clock |  | 15 kHz (TYP.): VDD = 1.6 to 5.5 V  |  |  |  |  |  |
| General-purpose register           |  | 8 bits × 32 registers (8 bits × 8 registers × 4 banks)   |  |  |  |  |  |
| Minimum instruction execution time |  | 0.03125 μs (High-speed on-chip oscillator clock: fiн = 32 MHz operation)   |  |  |  |  |  |
|                                    |  | 0.05 μs (High-speed system clock: fмx = 20 MHz operation)  |  |  |  |  |  |
|                                    |  | 30.5 μs (Subsystem clock: fsub = 32.768 kHz operation)   |  |  |  |  |  |
| Instruction set                    |  | Data transfer (8/16 bits)  |  |  |  |  |  |
|                                    |  | Adder and subtractor/logical operation (8/16 bits)   |  |  |  |  |  |
|                                    |  | • Multiplication (8 bits $\times$ 8 bits, 16 bits $\times$ 16 bits), Division (16 bits $\div$ 16 bits, 32 bits $\div$ 32 bits) |  |  |  |  |  |
|                                    |  | Multiplication and Accumulation (16 bits × 16 bits + 32 bits)  |  |  |  |  |  |
|                                    | [                                      | • Rotate, barrel sniπ, and bit manipulation (Se  | t, reset, test, and Boolean operation), etc. |  |  |  |  |
| I/O port                           | Total                                  | 74   | 92   |  |  |  |  |
|                                    | CMOS I/O                               | 64   | 82   |  |  |  |  |
|                                    | CMOS input                             | 5  | 5  |  |  |  |  |
|                                    | CMOS output                            | 1  | 1  |  |  |  |  |
|                                    | N-ch open-drain I/O<br>(6 V tolerance) | 4 4  |  |  |  |  |  |
| Timer                              | 16-bit timer                           | 12 channels<br>(TAU: 8 channels, Timer RJ: 1 channel, Timer RD: 2 channels, Timer RG: 1 channel)                               |  |  |  |  |  |
|                                    | Watchdog timer                         | 1 channel  |  |  |  |  |  |
|                                    | Real-time clock                        | 1 channel  | 1 channel                                    |  |  |  |  |
|                                    | (RTC)                                  |  |  |  |  |  |  |
|                                    | 12-bit interval timer                  | 1 channel  |  |  |  |  |  |
|                                    | Timer output                           | Timer outputs: 18 channels   |  |  |  |  |  |
|                                    |  | PWM outputs: 12 channels   |  |  |  |  |  |
|                                    | RTC output                             | 1<br>• 1 Hz (subsystem clock: fsue = 32.768 kHz)   |  |  |  |  |  |

Note

In the case of the 48 KB, this is about 47 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/G14 User's Manual).

| Items                            | Symbol | Conditi  | ons                         |   | MIN. | TYP. | MAX. | Unit |
|----------------------------------|--------|--|-----------------------------|---|------|------|------|------|
| Input leakage cur-<br>rent, high | ILIH1  | P00 to P06, P10 to P17, P30,<br>P31, P40 to P47, P50 to P57,<br>P64 to P67, P70 to P77,<br>P80 to P87, P100 to P102, P110,<br>P111, P120, P140 to P147 | VI = EVDD0<br>VI = VDD      |   |      |      | 1    | μA   |
|                                  | Ilih2  | P20 to P27, P137, P150 to P156,<br>RESET   |                             |   |      |      | 1    | μA   |
|                                  | Ilih3  | P121 to P124<br>(X1, X2, EXCLK, XT1, XT2,<br>EXCLKS)   | VI = VDD                    | In input port or<br>external clock<br>input |      |      | 1    | μA   |
|                                  |        |  |                             | In resonator con-<br>nection                |      |      | 10   | μA   |
| Input leakage<br>current, low    | ILIL1  | P00 to P06, P10 to P17, P30,<br>P31, P40 to P47, P50 to P57,<br>P64 to P67, P70 to P77,<br>P80 to P87, P100 to P102, P110,<br>P111, P120, P140 to P147 | VI = EVsso                  |   |      | -1   | μΑ   |      |
| current, low                     | ILIL2  | P20 to P27, P137, P150 to P156,<br>RESET   | VI = VSS                    |   |      | -1   | μA   |      |
|                                  | Ililis | P121 to P124<br>(X1, X2, EXCLK, XT1, XT2,<br>EXCLKS)   | VI = VSS                    | In input port or<br>external clock<br>input |      |      | -1   | μA   |
|                                  |        |  | In resonator con<br>nection |   |      |      | -10  | μA   |
| On-chip pull-up<br>resistance    | Ru     | P00 to P06, P10 to P17, P30,<br>P31, P40 to P47, P50 to P57,<br>P64 to P67, P70 to P77,<br>P80 to P87, P100 to P102, P110,<br>P111, P120, P140 to P147 | VI = EVsso                  | , In input port                             | 10   | 20   | 100  | kΩ   |

(TA = -40 to +85°C, 1.6 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(5/5)

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
   Note 2. During HALT instruction execution by flash memory.
- **Note 3.** When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 4.** When high-speed system clock and subsystem clock are stopped.
- **Note 5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
  - HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$  to 32 MHz
    - 2.4 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 16 MHz
  - LS (low-speed main) mode:  $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$  to 8 MHz
  - LV (low-voltage main) mode:  $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}_{\textcircled{O}}1 \text{ MHz}$  to 4 MHz
- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- **Remark 3.** file: High-speed on-chip oscillator clock frequency (32 MHz max.)
- **Remark 4.** fsuB: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C



# 2.5 Peripheral Functions Characteristics

AC Timing Test Points



# 2.5.1 Serial array unit

### (1) During communication at same potential (UART mode)

#### (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

| Parameter     | Symbol | Conditions |   | Conditions HS (high-speed main)<br>Mode |               | LS (low-speed main)<br>Mode |               | LV (low-voltage main)<br>Mode |        | Unit |
|---------------|--------|------------|---|---|---------------|-----------------------------|---------------|-------------------------------|--------|------|
|               |        |            |   | MIN.                                    | MAX.          | MIN.                        | MAX.          | MIN.                          | MAX.   |      |
| Transfer rate |        | 2.4        | $4 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$            |   | fMCK/6 Note 2 |                             | fмск/6        |                               | fмск/6 | bps  |
| Note 1        |        |            | Theoretical value of the maximum transfer rate fMCK = fCLK Note 3       |   | 5.3           |                             | 1.3           |                               | 0.6    | Mbps |
|               |        | 1.8        | $8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$            |   | fмск/6 Note 2 |                             | fмск/6        |                               | fмск/6 | bps  |
|               |        |            | Theoretical value of the maximum transfer rate fMCK = fCLK Note 3       |   | 5.3           |                             | 1.3           |                               | 0.6    | Mbps |
|               |        | 1.         | $7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$            |   | fмск/6 Note 2 |                             | fмск/6 Note 2 |                               | fмск/6 | bps  |
|               |        |            | Theoretical value of the maximum transfer rate fMCK = fCLK Note 3       |   | 5.3           |                             | 1.3           |                               | 0.6    | Mbps |
|               |        | 1.0        | $6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$            |   | —             |                             | fмск/6 Note 2 |                               | fмск/6 | bps  |
|               |        |            | Theoretical value of the<br>maximum transfer rate<br>fMCK = fCLK Note 3 |   | _             |                             | 1.3           |                               | 0.6    | Mbps |

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. The following conditions are required for low voltage interface when EVDD0 < VDD.

- 2.4 V ≤ EVDD0 < 2.7 V: MAX. 2.6 Mbps
- $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.4 \text{ V}$ : MAX. 1.3 Mbps

 $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V}$ : MAX. 0.6 Mbps

**Note 3.** The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:

 HS (high-speed main) mode:
  $32 \text{ MHz} (2.7 \text{ V} \le \text{VDD} \le 5.5 \text{ V})$  

 16 MHz (2.4 V \le VDD \le 5.5 V)

 LS (low-speed main) mode:
  $8 \text{ MHz} (1.8 \text{ V} \le \text{VDD} \le 5.5 \text{ V})$  

 LV (low-voltage main) mode:
  $4 \text{ MHz} (1.6 \text{ V} \le \text{VDD} \le 5.5 \text{ V})$ 

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).



## (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

| Parameter  | Symbol | Conditions   |  | HS (high-s<br>main) mo | peed<br>ode | LS (low-s)<br>main) me | peed<br>ode | LV (low-voltage main) mode |      | Unit |
|--|--------|--|--|------------------------|-------------|------------------------|-------------|----------------------------|------|------|
|  |        |  |  |                        | MAX.        | MIN.                   | MAX.        | MIN.                       | MAX. |      |
| SCKp cycle time  | tkcy1  | tkcy1 ≥ 2/fclk   | $4.0~V \leq EV_{DD0} \leq 5.5~V$                               | 62.5                   |             | 250                    |             | 500                        |      | ns   |
|  |        |  | $2.7~V \leq EV_{DD0} \leq 5.5~V$                               | 83.3                   |             | 250                    |             | 500                        |      | ns   |
| SCKp high-/low-level tkH1                                |        | $4.0 \; V \leq EV_{\text{DD0}}$                                | $4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ |                        |             | tксү1/2 - 50           |             | tксү1/2 - 50               |      | ns   |
| width  | tĸ∟1   | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ |  | tксү1/2 - 10           |             | tксү1/2 - 50           |             | tксү1/2 - 50               |      | ns   |
| SIp setup time (to SCKp↑)                                | tsıĸı  | $4.0 \; V \leq EV_{\text{DD0}} \leq 5.5 \; V$                  |  | 23                     |             | 110                    |             | 110                        |      | ns   |
| Note 1   |        | $2.7 \text{ V} \leq EV_{\text{DD0}} \leq 5.5 \text{ V}$        |  | 33                     |             | 110                    |             | 110                        |      | ns   |
| SIp hold time (from<br>SCKp↑) <sup>Note 2</sup>          | tksi1  | $2.7 \text{ V} \leq EV_{\text{DD0}}$                           | ≤ 5.5 V  | 10                     |             | 10                     |             | 10                         |      | ns   |
| Delay time from SCKp↓ to<br>SOp output <sup>Note 3</sup> | tkso1  | C = 20 pF Note   | 4  |                        | 10          |                        | 10          |                            | 10   | ns   |

(TA = -40 to +85°C, 2.7 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark 1. This value is valid only when CSI00's peripheral I/O redirect function is not used.

Remark 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),

g: PIM and POM numbers (g = 1)

Remark 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))



Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

| (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V) |        |            |  |                              |      |                          |      | (2/2)                         |      |      |
|--|--------|------------|--|------------------------------|------|--------------------------|------|-------------------------------|------|------|
| Parameter  | Symbol | Conditions |  | HS (high-speed main)<br>mode |      | LS (low-speed main) mode |      | LV (low-voltage main)<br>mode |      | Unit |
|  |        |            |  | MIN.                         | MAX. | MIN.                     | MAX. | MIN.                          | MAX. |      |
| SSI00 setup time   | tssik  | DAPmn = 0  | $2.7~V \leq EV_{DD0} \leq 5.5~V$                               | 120                          |      | 120                      |      | 120                           |      | ns   |
|  |        |            | $1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$   | 200                          |      | 200                      |      | 200                           |      | ns   |
|  |        |            | $1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ | 400                          |      | 400                      |      | 400                           |      | ns   |
|  |        |            | $1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$   | —                            |      | 400                      |      | 400                           |      | ns   |
|  |        | DAPmn = 1  | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ | 1/fмск + 120                 |      | 1/fмск + 120             |      | 1/fмск + 120                  |      | ns   |
|  |        |            | $1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$   | 1/fмск + 200                 |      | 1/fмск + 200             |      | 1/fмск + 200                  |      | ns   |
|  |        |            | $1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ | 1/fмск + 400                 |      | 1/fмск + 400             |      | 1/fмск + 400                  |      | ns   |
|  |        |            | $1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$   | —                            |      | 1/fмск + 400             |      | 1/fмск + 400                  |      | ns   |
| SSI00 hold time  | tĸssi  | DAPmn = 0  | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ | 1/fмск + 120                 |      | 1/fмск + 120             |      | 1/fмск + 120                  |      | ns   |
|  |        |            | $1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$   | 1/fмск + 200                 |      | 1/fмск + 200             |      | 1/fмск + 200                  |      | ns   |
|  |        |            | $1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ | 1/fмск + 400                 |      | 1/fмск + 400             |      | 1/fмск + 400                  |      | ns   |
|  |        |            | $1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$   | —                            |      | 1/fмск + 400             |      | 1/fмск + 400                  |      | ns   |
|  |        | DAPmn = 1  | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ | 120                          |      | 120                      |      | 120                           |      | ns   |
|  |        |            | $1.8 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$   | 200                          |      | 200                      |      | 200                           |      | ns   |
|  |        |            | $1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ | 400                          |      | 400                      |      | 400                           |      | ns   |
|  |        |            | $1.6 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$   | _                            |      | 400                      |      | 400                           |      | ns   |

# (4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remark** p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM number (g = 3, 5)

#### CSI mode connection diagram (during communication at same potential)



CSI mode connection diagram (during communication at same potential) (Slave Transmission of slave select input function (CSI00))



**Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31) **Remark 2.** m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)



### UART mode connection diagram (during communication at different potential)



#### UART mode bit width (during communication at different potential) (reference)





**Remark 1.**  $Rb[\Omega]$ : Communication line (TxDq) pull-up resistance,

Cb[F]: Communication line (TxDq) load capacitance, Vb[V]: Communication line voltage

**Remark 2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

**Remark 4.** UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.



# 2.5.2 Serial interface IICA

## (1) I<sup>2</sup>C standard mode

```
(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)
```

| Parameter                 | Symbol                           | Conditions   |                                  | HS (high-sp<br>mc | beed main)<br>bde | LS (low-speed main) mode |      | LV (low-voltage main)<br>mode |      | Unit |
|---------------------------|----------------------------------|--|----------------------------------|-------------------|-------------------|--------------------------|------|-------------------------------|------|------|
|                           |                                  |  |                                  | MIN.              | MAX.              | MIN.                     | MAX. | MIN.                          | MAX. |      |
| SCLA0 clock               | fscL                             | Standard mode:   | $2.7~V \leq EV_{DD0} \leq 5.5~V$ | 0                 | 100               | 0                        | 100  | 0                             | 100  | kHz  |
| frequency                 |                                  | fc∟k ≥ 1 MHz   | $1.8~V \leq EV_{DD0} \leq 5.5~V$ | 0                 | 100               | 0                        | 100  | 0                             | 100  | kHz  |
|                           |                                  |  | $1.7~V \leq EV_{DD0} \leq 5.5~V$ | 0                 | 100               | 0                        | 100  | 0                             | 100  | kHz  |
|                           |                                  |  | $1.6~V \leq EV_{DD0} \leq 5.5~V$ | -                 | _                 | 0                        | 100  | 0                             | 100  | kHz  |
| Setup time of             | tsu: STA                         | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 8$             | 5.5 V                            | 4.7               |                   | 4.7                      |      | 4.7                           |      | μs   |
| restart condition         |                                  | $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ |                                  | 4.7               |                   | 4.7                      |      | 4.7                           |      | μs   |
|                           |                                  | $1.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$               |                                  | 4.7               |                   | 4.7                      |      | 4.7                           |      | μs   |
|                           | $1.6~V \leq EV_{DD0} \leq 5.5~V$ |  | 5.5 V                            | -                 | _                 | 4.7                      |      | 4.7                           |      | μs   |
| Hold time Note 1 thd: STA | thd: STA                         | $2.7~V \leq EV_{DD0} \leq 5.5~V$                               |                                  | 4.0               |                   | 4.0                      |      | 4.0                           |      | μs   |
|                           |                                  | $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 8$             | 4.0                              |                   | 4.0               |                          | 4.0  |                               | μs   |      |
|                           |                                  | $1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 8$             | 4.0                              |                   | 4.0               |                          | 4.0  |                               | μs   |      |
|                           |                                  | $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$ |                                  | _                 |                   | 4.0                      |      | 4.0                           |      | μs   |
| Hold time when            | tLOW                             | $2.7 \text{ V} \leq EV_{DD0} \leq 8$                           | 5.5 V                            | 4.7               |                   | 4.7                      |      | 4.7                           |      | μs   |
| SCLA0 = "L"               |                                  | $1.8~V \leq EV_{DD0} \leq 5.5~V$                               |                                  | 4.7               |                   | 4.7                      |      | 4.7                           |      | μs   |
|                           |                                  | $1.7~V \leq EV_{DD0} \leq 5.5~V$                               |                                  | 4.7               |                   | 4.7                      |      | 4.7                           |      | μs   |
|                           |                                  | $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 8$             | 5.5 V                            |                   |                   | 4.7                      |      | 4.7                           |      | μs   |
| Hold time when            | tніgн                            | $2.7 \text{ V} \leq EV_{DD0} \leq 8$                           | 5.5 V                            | 4.0               |                   | 4.0                      |      | 4.0                           |      | μs   |
| SCLA0 = "H"               |                                  | $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 8$             | 5.5 V                            | 4.0               |                   | 4.0                      |      | 4.0                           |      | μs   |
|                           |                                  | $1.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 8$             | 5.5 V                            | 4.0               |                   | 4.0                      |      | 4.0                           |      | μs   |
|                           |                                  | $1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 8$             | -                                | _                 | 4.0               |                          | 4.0  |                               | μs   |      |

 $(\ensuremath{\textit{Notes}}, \ensuremath{\textit{Caution}}, \ensuremath{\text{and}} \ensuremath{\textit{Remark}}$  are listed on the next page.)



# 3.1 Absolute Maximum Ratings

#### Absolute Maximum Ratings

| Parameter              | Symbols      | Conditions                            | Ratings                                 | Unit |
|------------------------|--------------|---------------------------------------|---|------|
| Supply voltage         | Vdd          |                                       | -0.5 to +6.5                            | V    |
|                        | EVDD0, EVDD1 | EVDD0 = EVDD1                         | -0.5 to +6.5                            | V    |
|                        | EVsso, EVss1 | EVsso = EVss1                         | -0.5 to +0.3                            | V    |
| REGC pin input voltage | VIREGC       | REGC                                  | -0.3 to +2.8                            | V    |
|                        |              |                                       | and -0.3 to VDD +0.3 Note 1             |      |
| Input voltage          | VI1          | P00 to P06, P10 to P17, P30, P31,     | -0.3 to EVDD0 +0.3                      | V    |
|                        |              | P40 to P47, P50 to P57, P64 to P67,   | and -0.3 to V <sub>DD</sub> +0.3 Note 2 |      |
|                        |              | P70 to P77, P80 to P87, P100 to P102, |   |      |
|                        |              | P110, P111, P120, P140 to P147        |   |      |
|                        | VI2          | P60 to P63 (N-ch open-drain)          | -0.3 to +6.5                            | V    |
|                        | Vı3          | P20 to P27, P121 to P124, P137,       | -0.3 to VDD +0.3 Note 2                 | V    |
|                        |              | P150 to P156, EXCLK, EXCLKS, RESET    |   |      |
| Output voltage         | V01          | P00 to P06, P10 to P17, P30, P31,     | -0.3 to EVDD0 +0.3                      | V    |
|                        |              | P40 to P47, P50 to P57, P60 to P67,   | and -0.3 to VDD +0.3 Note 2             |      |
|                        |              | P70 to P77, P80 to P87, P100 to P102, |   |      |
|                        |              | P110, P111, P120, P130, P140 to P147  |   |      |
|                        | V02          | P20 to P27, P150 to P156              | -0.3 to VDD +0.3 Note 2                 | V    |
| Analog input voltage   | VAI1         | ANI16 to ANI20                        | -0.3 to EVDD0 +0.3                      | V    |
|                        |              |                                       | and -0.3 to AVREF(+) +0.3 Notes 2, 3    | v    |
|                        | VAI2         | ANI0 to ANI14                         | -0.3 to VDD +0.3                        | V    |
|                        |              |                                       | and -0.3 to AVREF(+) +0.3 Notes 2, 3    | v    |

Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

Note 2. Must be 6.5 V or lower.

**Note 3.** Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**Remark 2.** AVREF (+): + side reference voltage of the A/D converter.

Remark 3. Vss: Reference voltage



(1/2)

| $(1A = -40 \ 10 + 105 \ 0, 2.4)$ |      | $J = \Box V D D I \leq V D D \leq J.J V, V J = L$   | $1^{1}$   |      |      |                | (2/3) |
|----------------------------------|------|---|---|------|------|----------------|-------|
| Items                            |      | MIN.  | TYP.  | MAX. | Unit |                |       |
| Output current, low Note 1       | IOL1 | Per pin for P00 to P06,<br>P10 to P17, P30, P31,<br>P40 to P47, P50 to P57,<br>P64 to P67, P70 to P77,<br>P80 to P87, P100 to P102, P110,<br>P111, P120, P130, P140 to P147 |   |      |      | 8.5<br>Note 2  | mA    |
|                                  |      | Per pin for P60 to P63  |   |      |      | 15.0<br>Note 2 | mA    |
|                                  |      | Total of P00 to P04, P40 to P47,  | $4.0~V \leq EV_{DD0} \leq 5.5~V$                            |      |      | 40.0           | mA    |
|                                  |      | P102, P120, P130, P140 to P145  | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$  |      |      | 15.0           | mA    |
|                                  |      | (When duty $\leq 70\%$ Note 3)  | $2.4 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$  |      |      | 9.0            | mA    |
|                                  |      | Total of P05, P06, P10 to P17,  | $4.0~V \leq EV_{DD0} \leq 5.5~V$                            |      |      | 40.0           | mA    |
|                                  |      | P30, P31, P50 to P57,   | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$ |      |      | 35.0           | mA    |
|                                  |      | P60 to P67, P70 to P77,<br>P80 to P87, P100, P101, P110,<br>P111, P146, P147<br>(When duty ≤ 70% <sup>Note 3</sup> )  | 2.4 V ≤ EVDD0 < 2.7 V                                       |      |      | 20.0           | mA    |
|                                  |      | Total of all pins (When duty $\leq$ 70% <sup>Note 3</sup> )   |   |      |      | 80.0           | mA    |
|                                  | IOL2 | Per pin for P20 to P27,<br>P150 to P156   |   |      |      | 0.4<br>Note 2  | mA    |
|                                  |      | Total of all pins (When duty $\leq$ 70% <sup>Note 3</sup> )   | $2.4 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$          |      |      | 5.0            | mA    |

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/5)

Note 1. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1, and Vss pins.

Note 2. Do not exceed the total current value.

**Note 3.** Specification under conditions where the duty factor  $\leq$  70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IoL × 0.7)/(n × 0.01)
  - <Example> Where n = 80% and IoL = 10.0 mA

Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



<R> <R>

<R> <R>

<R> <R>

## (3) Flash ROM: 384 to 512 KB of 48- to 100-pin products

### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

| Parameter   | arameter Symbol Conditions |                          |                           |   |                                  |                      | MIN. | TYP. | MAX. | Unit |
|-------------|----------------------------|--------------------------|---------------------------|---|----------------------------------|----------------------|------|------|------|------|
| Supply IDD1 |                            | Operat-                  | HS (high-speed main)      | fносо = 64 MHz,   | Basic                            | VDD = 5.0 V          |      | 2.9  |      | mA   |
| current ing | ing mode                   | e mode <sup>Note 5</sup> | fin = 32 MHz Note 3       | operation   | VDD = 3.0 V                      |                      | 2.9  |      |      |      |
| NOLE 1      |                            |                          |                           | fносо = 32 MHz,   | Basic                            | VDD = 5.0 V          |      | 2.5  |      | 1    |
|             |                            |                          |                           | fiH = 32 MHz Note 3   | operation                        | VDD = 3.0 V          |      | 2.5  |      |      |
|             |                            |                          | HS (high-speed main)      | fносо = 64 MHz,   | Normal                           | VDD = 5.0 V          |      | 6.0  | 11.2 | mA   |
|             |                            |                          | mode Note 5               | fiH = 32 MHz Note 3   | operation                        | VDD = 3.0 V          |      | 6.0  | 11.2 |      |
|             |                            |                          |                           | fносо = 32 MHz,   | Normal                           | VDD = 5.0 V          |      | 5.5  | 10.6 |      |
|             |                            |                          |                           | fiH = 32 MHz Note 3   | operation                        | VDD = 3.0 V          |      | 5.5  | 10.6 |      |
|             |                            |                          |                           | fносо = 48 MHz,   | Normal                           | VDD = 5.0 V          |      | 4.7  | 8.6  |      |
|             |                            |                          |                           | fiH = 24 MHz Note 3   | operation                        | VDD = 3.0 V          |      | 4.7  | 8.6  |      |
|             |                            |                          |                           | fносо = 24 MHz,   | Normal                           | VDD = 5.0 V          |      | 4.4  | 8.2  |      |
|             |                            |                          |                           | fiH = 24 MHz Note 3   | operation                        | VDD = 3.0 V          |      | 4.4  | 8.2  | -    |
|             |                            |                          |                           | fносо = 16 MHz,<br>fiн = 16 MHz <sup>Note 3</sup>             | Normal                           | VDD = 5.0 V          |      | 3.3  | 5.9  |      |
|             |                            |                          |                           |   | operation                        | VDD = 3.0 V          |      | 3.3  | 5.9  |      |
|             |                            |                          | HS (high-speed main)      | f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,                  | Normal                           | Square wave input    |      | 3.7  | 6.8  | mA   |
|             |                            | mode Note 5              | VDD = 5.0 V               | operation   | Resonator connection             |                      | 3.9  | 7.0  | 1    |      |
|             |                            |                          |                           | f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,                  | Normal                           | Square wave input    |      | 3.7  | 6.8  | ]    |
|             |                            |                          | VDD = 3.0 V               | operation   | Resonator connection             |                      | 3.9  | 7.0  |      |      |
|             |                            |                          |                           | fmx = 10 MHz Note 2,  | Normal                           | Square wave input    |      | 2.3  | 4.1  | -    |
|             |                            |                          |                           | VDD = 5.0 V<br>fmx = 10 MHz Note 2,<br>VDD = 3.0 V            | operation<br>Normal<br>operation | Resonator connection |      | 2.3  | 4.2  |      |
|             |                            |                          |                           |   |                                  | Square wave input    |      | 2.3  | 4.1  |      |
|             |                            |                          | Subsystem clock operation |   |                                  | Resonator connection |      | 2.3  | 4.2  |      |
|             |                            |                          |                           | fsub = 32.768 kHz <sup>Note 4</sup><br>TA = -40°C             | Normal operation                 | Square wave input    |      | 5.2  | 7.7  | μΑ   |
|             |                            |                          |                           |   |                                  | Resonator connection |      | 5.2  | 7.7  |      |
|             |                            |                          |                           | fsue = 32.768 kHz Note 4                                      | Normal                           | Square wave input    |      | 5.3  | 7.7  |      |
|             |                            |                          | TA = +25°C                | operation   | Resonator connection             |                      | 5.3  | 7.7  |      |      |
|             |                            |                          |                           | fsue = 32.768 kHz Note 4                                      | Normal                           | Square wave input    |      | 5.5  | 10.6 |      |
|             |                            |                          | TA = +50°C                | operation   | Resonator connection             |                      | 5.5  | 10.6 |      |      |
|             |                            |                          | fsub = 32.768 kHz Note 4  | Normal  | Square wave input                |                      | 5.9  | 13.2 | 1    |      |
|             |                            |                          | TA = +70°C                | operation   | Resonator connection             |                      | 6.0  | 13.2 |      |      |
|             |                            |                          |                           | fsub = 32.768 kHz <sup>Note 4</sup><br>T <sub>A</sub> = +85°C | Normal                           | Square wave input    |      | 6.8  | 17.5 | 1    |
|             |                            |                          |                           |   | operation                        | Resonator connection |      | 6.9  | 17.5 | 1    |
|             |                            |                          |                           | fsue = 32.768 kHz Note 4                                      | Normal                           | Square wave input    |      | 15.5 | 77.8 | 1    |
|             |                            |                          |                           | TA = +105°C   | operation                        | Resonator connection |      | 15.5 | 77.8 |      |

(Notes and Remarks are listed on the next page.)









## CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31) Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

# (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

| (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V) |        |  |              |      |    |  |
|---|--------|--|--------------|------|----|--|
| Parameter   | Symbol | Conditions   | HS (high-spe | Unit |    |  |
|   |        |  | MIN.         | MAX. |    |  |
| SIp setup time (to SCKp↑) <sup>Note</sup>   | tsiк1  |  | 162          |      | ns |  |
|   |        | $\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$                   | 354          |      | ns |  |
|   |        | $\begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$                   | 958          |      | ns |  |
| SIp hold time (from SCKp↑) <sup>Note</sup>  | tksi1  |  | 38           |      | ns |  |
|   |        | $\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$                   | 38           |      | ns |  |
|   |        | $\label{eq:2.4} \begin{split} & 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V, \\ & C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$ | 38           |      | ns |  |
| Delay time from SCKp↓ to SOp output <sup>Note</sup>   | tkso1  |  |              | 200  | ns |  |
|   |        | $\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$                   |              | 390  | ns |  |
|   |        | $\begin{array}{l} 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$                   |              | 966  | ns |  |

**Note** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

(Remarks are listed on the page after the next page.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

# 4.10 100-pin products

R5F104PFAFB, R5F104PGAFB, R5F104PHAFB, R5F104PJAFB R5F104PFDFB, R5F104PGDFB, R5F104PHDFB, R5F104PJDFB R5F104PFGFB, R5F104PGGFB, R5F104PHGFB, R5F104PJGFB

| JEITA Package Code    | RENESAS Code | Previous Code   | MASS (TYP.) [g] |
|-----------------------|--------------|-----------------|-----------------|
| P-LFQFP100-14x14-0.50 | PLQP0100KE-A | P100GC-50-GBR-1 | 0.69            |



©2012 Renesas Electronics Corporation. All rights reserved.

