

Welcome to **E-XFL.COM** 

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104lkafa-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 1.3.9 80-pin products

- 80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch)
- 80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)



Note Mounted on the 384 KB or more code flash memory products.

- Caution 1. Make EVsso pin the same potential as Vss pin.
- Caution 2. Make VDD pin the potential that is higher than EVDD0 pin.
- Caution 3. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu\text{F}).$
- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD0 pins and connect the Vss and EVss0 pins to separate ground lines.
- Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

(2/2)

		30-pin	32-pin	36-pin	40-pin		
l <sup>1</sup>	tem	R5F104Ax	R5F104Bx	R5F104Cx	R5F104Ex		
		(x = A, C to E)	(x = A, C to E)	(x = A, C to E)	(x = A, C  to  E)		
Clock output/buzzer	output	2	2	2	2		
		[30-pin, 32-pin, 36-pin products]  • 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation) [40-pin products]  • 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation)  • 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fsub = 32.768 kHz operation)					
8/10-bit resolution A	/D converter	8 channels	8 channels	8 channels	9 channels		
Serial interface		CSI: 1 channel/UART: 1 CSI: 1 channel/UART: 1 [36-pin, 40-pin products] CSI: 1 channel/UART: 1 CSI: 1 channel/UART: 1	UART supporting LIN-bus):  channel/simplified I <sup>2</sup> C: 1 ( channel/simplified I <sup>2</sup> C: 1 ( UART supporting LIN-bus):  channel/simplified I <sup>2</sup> C: 1 ( channel/simplified I <sup>2</sup> C: 2	channel  1 channel/simplified I <sup>2</sup> C:			
	I <sup>2</sup> C bus	1 channel	1 channel	1 channel	1 channel		
Data transfer contro	ller (DTC)	28 sources			29 sources		
Event link controller	(ELC)	Event input: 19 Event input: 20 Event trigger output: 7 Event trigger output:					
Vectored interrupt	Internal	24	24	24	24		
sources	External	6	6	6	7		
Key interrupt	1	_	_	_	4		
Reset  Power-on-reset circuit		Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note Internal reset by RAM parity error Internal reset by illegal-memory access  Power-on-reset: 1.51 ±0.04 V (Ta = -40 to +85°C) 1.51 ±0.06 V (Ta = -40 to +105°C)  Power-down-reset: 1.50 ±0.04 V (Ta = -40 to +85°C) 1.50 ±0.06 V (Ta = -40 to +105°C)					
							Voltage detector
On-chip debug funct	ion	Provided			-		
Power supply voltag	e	V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = -40 to +85°C) V <sub>DD</sub> = 2.4 to 5.5 V (T <sub>A</sub> = -40 to +105°C)					
Operating ambient to	emperature	$T_A = -40 \text{ to } +85^{\circ}\text{C} \text{ (A: Co}$ $T_A = -40 \text{ to } +105^{\circ}\text{C} \text{ (G: In }$	nsumer applications, D: Industrial applications)	dustrial applications),			

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.

(2/2)

			(2/2		
		48-pin	64-pin		
Item		R5F104Gx	R5F104Lx		
		(x = K, L)	(x = K, L)		
Clock output/buzzer outp	out	2	2		
		• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5	5 MHz, 5 MHz, 10 MHz		
		(Main system clock: fmain = 20 MHz operation)			
		• 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz			
		(Subsystem clock: fsub = 32.768 kHz opera	· T		
8/10-bit resolution A/D co	onverter	10 channels	12 channels		
D/A converter		2 channels			
Comparator		2 channels			
Serial interface		[48-pin products]			
		CSI: 2 channels/UART (UART supporting LI	N-bus): 1 channel/simplified I <sup>2</sup> C: 2 channels		
		CSI: 1 channel/UART: 1 channel/simplified I	<sup>2</sup> C: 1 channel		
		CSI: 2 channels/UART: 1 channel/simplified	I <sup>2</sup> C: 2 channels		
		[64-pin products]			
		• CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel/simplified I <sup>2</sup> C: 2 channels			
		CSI: 2 channels/UART: 1 channel/simplified I <sup>2</sup> C: 2 channels     CSI: 2 channels/UART: 1 channel/simplified I <sup>2</sup> C: 2 channels			
		CSI: 2 channels/UART: 1 channel/simplified	I <sup>2</sup> C: 2 channels		
	I <sup>2</sup> C bus	1 channel	1 channel		
Data transfer controller (I	DTC)	32 sources	33 sources		
Event link controller (ELC	C)	Event input: 22			
		Event trigger output: 9			
Vectored interrupt	Internal	24	24		
sources	External	10	13		
Key interrupt		6	8		
Reset		Reset by RESET pin	,		
		Internal reset by watchdog timer			
		Internal reset by power-on-reset			
		Internal reset by voltage detector			
		Internal reset by illegal instruction execution	Note		
		Internal reset by RAM parity error			
		Internal reset by illegal-memory access			
Power-on-reset circuit		• Power-on-reset: 1.51 ±0.04 V (Ta = -40			
		1.51 $\pm 0.06$ V (TA = $-40$ • Power-down-reset: 1.50 $\pm 0.04$ V (TA = $-40$	•		
		1.50 ±0.04 V (TA = -40	•		
Voltage detector		1.63 V to 4.06 V (14 stages)	,		
On-chip debug function		Provided			
Power supply voltage		V <sub>DD</sub> = 1.6 to 5.5 V (T <sub>A</sub> = -40 to +85°C)			
Tower supply voltage		VDD = 1.6 to 5.5 V (TA = -40 to +85°C) VDD = 2.4 to 5.5 V (TA = -40 to +105°C)			
Operating ambient temper	erature	TA = -40 to +85°C (A: Consumer applications, D: Industrial applications),			
operating ambient temper	J. G. G. G.	TA = -40 to +85°C (A: Consumer applications, D: Industrial applications), TA = -40 to +105°C (G: Industrial applications)			
		The state of the s	,		

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

[80-pin, 100-pin products (code flash memory 96 KB to 256 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

		80-pin	100-pin			
	Item	R5F104Mx	R5F104Px			
		(x = F to H, J)	(x = F to H, J)			
Code flash me	emory (KB)	96 to 256	96 to 256			
Data flash me	mory (KB)	8	8			
RAM (KB)		12 to 24 <sup>Note</sup>	12 to 24 Note			
Address spac	е	1 MB				
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) mode: 1 to 20 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)				
	High-speed on-chip oscillator clock (fiн)	HS (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)				
Subsystem cle	ock	XT1 (crystal) oscillation, external subsystem of	clock input (EXCLKS) 32.768 kHz			
Low-speed or	n-chip oscillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V				
General-purpose register		8 bits $\times$ 32 registers (8 bits $\times$ 8 registers $\times$ 4 banks)				
Minimum instruction execution time		0.03125 μs (High-speed on-chip oscillator clo	ck: fiн = 32 MHz operation)			
		0.05 μs (High-speed system clock: fмx = 20 M	1Hz operation)			
		30.5 μs (Subsystem clock: fsub = 32.768 kHz	operation)			
Instruction set	t	<ul> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/logical operation (8/16 bits)</li> <li>Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits)</li> <li>Multiplication and Accumulation (16 bits × 16 bits + 32 bits)</li> <li>Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li> </ul>				
I/O port	Total	74	92			
	CMOS I/O	64	82			
	CMOS input	5	5			
	CMOS output	1	1			
	N-ch open-drain I/O (6 V tolerance)	4	4			
Timer	16-bit timer	12 channels (TAU: 8 channels, Timer RJ: 1 channel, Timer	RD: 2 channels, Timer RG: 1 channel)			
	Watchdog timer	1 channel				
	Real-time clock (RTC)	1 channel				
	12-bit interval timer	1 channel				
	Timer output	Timer outputs: 18 channels PWM outputs: 12 channels				
	RTC output	1 • 1 Hz (subsystem clock: fsub = 32.768 kHz)				

Note

In the case of the 24 KB, this is about 23 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/G14 User's Manual).

(TA = -40 to +85°C, 1.6 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

(5/5)

Items	Symbol	Conditi	ons		MIN.	TYP.	MAX.	Unit
Input leakage cur- rent, high	ILIH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	VI = EVDD0	)			1	μΑ
	ILIH2	P20 to P27, P137, P150 to P156, RESET	VI = VDD				1	μΑ
	ILIH3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VDD	In input port or external clock input			1	μΑ
				In resonator con- nection			10	μА
Input leakage current, low	ILIL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Vı = EVsso				-1	μΑ
	ILIL2	P20 to P27, P137, P150 to P156, RESET	Vı = Vss				-1	μΑ
	ILIL3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VSS	In input port or external clock input			-1	μΑ
				In resonator con- nection			-10	μА
On-chip pull-up resistance	Rυ	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	Vi = EVsso	, In input port	10	20	100	kΩ

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

# (1) Flash ROM: 16 to 64 KB of 30- to 64-pin products $(TA = -40 \ to \ +85^{\circ}C, \ 1.6 \ V \le EVDD0 \le VDD \le 5.5 \ V, \ Vss = EVss0 = 0 \ V)(2/2)$

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply current	IDD2	HALT mode	HS (high-speed main)	fHOCO = 64 MHz,	V <sub>DD</sub> = 5.0 V		0.80	3.09	mA
Note 1	Note 2		mode Note 7	fih = 32 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.80	3.09	
				fHOCO = 32 MHz,	V <sub>DD</sub> = 5.0 V		0.49	2.40	
				fih = 32 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.49	2.40	
				fHOCO = 48 MHz,	V <sub>DD</sub> = 5.0 V		0.62	2.40	
				f <sub>IH</sub> = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.62	2.40	
				fHOCO = 24 MHz,	V <sub>DD</sub> = 5.0 V		0.4	1.83	
				f <sub>IH</sub> = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.4	1.83	
				fHOCO = 16 MHz,	V <sub>DD</sub> = 5.0 V		0.37	1.38	
				fih = 16 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.37	1.38	
			LS (low-speed main)	fHOCO = 8 MHz,	V <sub>DD</sub> = 3.0 V		260	710	μΑ
			mode Note 7	fiH = 8 MHz Note 4	V <sub>DD</sub> = 2.0 V		260	710	
			LV (low-voltage main)	fHOCO = 4 MHz,	V <sub>DD</sub> = 3.0 V		420	700	μΑ
			mode Note 7	f <sub>IH</sub> = 4 MHz Note 4	V <sub>DD</sub> = 2.0 V		420	700	
			HS (high-speed main)	fmx = 20 MHz Note 3,	Square wave input		0.28	1.55	mA
			mode Note 7	V <sub>DD</sub> = 5.0 V	Resonator connection		0.40	1.74	
				f <sub>MX</sub> = 20 MHz Note 3,	Square wave input		0.28	1.55	
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.40	1.74	
				fmx = 10 MHz Note 3,	Square wave input		0.19	0.86	
				V <sub>DD</sub> = 5.0 V	= 5.0 V Resonator connection 0.25 0.93				
				f <sub>MX</sub> = 10 MHz Note 3, V <sub>DD</sub> = 3.0 V	Square wave input		0.19	0.86	
			LS (low-speed main)		Resonator connection		0.25	0.93	
				1,4 20,4	Square wave input		95	550	μΑ
			mode Note 7		Resonator connection		140	590	
				f <sub>MX</sub> = 8 MHz Note 3,	Square wave input		95	550	
				V <sub>DD</sub> = 2.0 V	Resonator connection		140	590	
			Subsystem clock	fsuB = 32.768 kHz Note 5,	Square wave input		0.25	0.57	μА
			operation	TA = -40°C	Resonator connection		0.44	0.76	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.30	0.57	
				T <sub>A</sub> = +25°C	Resonator connection		0.49	0.76	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.36	1.17	
				T <sub>A</sub> = +50°C	Resonator connection		0.59	1.36	
				fsuB = 32.768 kHz Note 5,	Square wave input		0.49	1.97	
				T <sub>A</sub> = +70°C	Resonator connection		0.72	2.16	
			fsuB = 32.768 kHz Note 5,	Square wave input		0.97	3.37	1	
				T <sub>A</sub> = +85°C	Resonator connection		1.16	3.56	
	IDD3	STOP mode	TA = -40°C				0.18	0.51	μΑ
	Note 6	Note 8	T <sub>A</sub> = +25°C				0.24	0.51	
			T <sub>A</sub> = +50°C				0.29	1.10	
			T <sub>A</sub> = +70°C				0.41	1.90	
			T <sub>A</sub> = +85°C				0.90	3.30	

(Notes and Remarks are listed on the next page.)

# (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (TA = -40 to +85°C, 1.6 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	IDD1		Basic	V <sub>DD</sub> = 5.0 V		2.6		mA		
current Note 1		ing mode	mode Note 5	fih = 32 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		2.6		
Note 1				fHOCO = 32 MHz,	Basic	V <sub>DD</sub> = 5.0 V		2.3		
				fih = 32 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		2.3		
			HS (high-speed main)	fHOCO = 64 MHz,	Normal	V <sub>DD</sub> = 5.0 V		5.4	10.2	mA
			mode Note 5	fih = 32 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		5.4	10.2	
				fHOCO = 32 MHz,	Normal	V <sub>DD</sub> = 5.0 V		5.0	9.6	
				fiH = 32 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		5.0	9.6	
				fHOCO = 48 MHz,	Normal	V <sub>DD</sub> = 5.0 V		4.2	7.8	
				fih = 24 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		4.2	7.8	
				fHOCO = 24 MHz,	Normal	V <sub>DD</sub> = 5.0 V		4.0	7.4	
				fih = 24 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		4.0	7.4	
				fHOCO = 16 MHz,	Normal	V <sub>DD</sub> = 5.0 V		3.0	5.3	
				fih = 16 MHz Note 3	operation	V <sub>DD</sub> = 3.0 V		3.0	5.3	
			LS (low-speed main)	fHOCO = 8 MHz,	Normal	V <sub>DD</sub> = 3.0 V		1.4	2.3	mA
		mode Note 5	f <sub>IH</sub> = 8 MHz Note 3	operation	V <sub>DD</sub> = 2.0 V		1.4	2.3		
			LV (low-voltage main)	fHOCO = 4 MHz,	Normal	V <sub>DD</sub> = 3.0 V		1.3	1.9	mA
		mode Note 5	fih = 4 MHz Note 3	operation	V <sub>DD</sub> = 2.0 V		1.3	1.9		
			HS (high-speed main)	, , ,	Normal	Square wave input		3.4	6.2	mA
			mode Note 5		operation	Resonator connection		3.6	6.4	
			f <sub>MX</sub> = 20 MHz Note 2,	Normal	Square wave input		3.4	6.2		
				V <sub>DD</sub> = 3.0 V opera	operation	Resonator connection		3.6	6.4	
				f <sub>MX</sub> = 10 MHz Note 2,	Normal	Square wave input		2.1	3.6	
				V <sub>DD</sub> = 5.0 V	operation	Resonator connection		2.2	3.7	
				f <sub>MX</sub> = 10 MHz Note 2,	Normal	Square wave input		2.1	3.6	
				V <sub>DD</sub> = 3.0 V	operation	Resonator connection		2.2	3.7	
			LS (low-speed main)	f <sub>MX</sub> = 8 MHz Note 2,	Normal	Square wave input		1.2	2.2	mA
			mode Note 5	V <sub>DD</sub> = 3.0 V	operation	Resonator connection		1.2	2.3	
				f <sub>MX</sub> = 8 MHz Note 2,	Normal	Square wave input		1.2	2.2	
				V <sub>DD</sub> = 2.0 V	operation	Resonator connection		1.2	2.3	
			Subsystem clock	fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.9	7.1	μА
			operation	TA = -40°C	operation	Resonator connection		4.9	7.1	
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.9	7.1	
			T <sub>A</sub> = +25°C	operation	Resonator connection		4.9	7.1		
			1005 02.1 00 111.12	Normal	Square wave input		5.1	8.8		
				operation	Resonator connection		5.1	8.8		
			fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.5	10.5	1	
					operation	Resonator connection		5.5	10.5	1
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		6.5	14.5	1
				TA = +85°C	operation	Resonator connection		6.5	14.5	1 ]

(Notes and Remarks are listed on the next page.)

## (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products $(TA = -40 \text{ to } +85^{\circ}\text{C}, \ 1.6 \text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5 \text{ V}, \ \text{Vss} = \text{EVss0} = \text{EVss1} = 0 \text{ V})$

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit	
Supply cur-	IDD2	HALT mode	HALT mode	HS (high-speed main)	fHOCO = 64 MHz,	V <sub>DD</sub> = 5.0 V		0.79	3.32	mA
rent Note 1	Note 2		mode Note 7	fih = 32 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.79	3.32		
				fHOCO = 32 MHz,	V <sub>DD</sub> = 5.0 V		0.49	2.63		
				fih = 32 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.49	2.63		
				fHOCO = 48 MHz,	V <sub>DD</sub> = 5.0 V		0.62	2.57		
				fiH = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.62	2.57		
				fHOCO = 24 MHz,	V <sub>DD</sub> = 5.0 V		0.4	2.00		
				fih = 24 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.4	2.00		
				fHOCO = 16 MHz,	V <sub>DD</sub> = 5.0 V		0.38	1.49		
				fih = 16 MHz Note 4	V <sub>DD</sub> = 3.0 V		0.38	1.49		
			LS (low-speed main)	fhoco = 8 MHz,	V <sub>DD</sub> = 3.0 V		250	800	μА	
			mode Note 7	fiH = 8 MHz Note 4	V <sub>DD</sub> = 2.0 V		250	800		
			LV (low-voltage main)	fHOCO = 4 MHz,	V <sub>DD</sub> = 3.0 V		420	755	μА	
			mode Note 7	fiH = 4 MHz Note 4	V <sub>DD</sub> = 2.0 V		420	755		
	HS (high-speed mode Note 7		HS (high-speed main)	f <sub>MX</sub> = 20 MHz Note 3,	Square wave input		0.30	1.63	mA	
		mode Note 7	V <sub>DD</sub> = 5.0 V	Resonator connection		0.40	1.85			
			f <sub>MX</sub> = 20 MHz Note 3,	Square wave input		0.30	1.63			
			V <sub>DD</sub> = 3.0 V	Resonator connection		0.40	1.85			
			f <sub>MX</sub> = 10 MHz Note 3,	Square wave input		0.20	0.89			
				V <sub>DD</sub> = 5.0 V	Resonator connection		0.25	0.97		
				f <sub>MX</sub> = 10 MHz Note 3,	Square wave input		0.20	0.89		
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.25	0.97		
			LS (low-speed main)	f <sub>MX</sub> = 8 MHz Note 3,	Square wave input		110	580	μΑ	
			mode Note 7	V <sub>DD</sub> = 3.0 V	Resonator connection		140	630		
				f <sub>MX</sub> = 8 MHz Note 3,	Square wave input		110	580		
				V <sub>DD</sub> = 2.0 V	Resonator connection		140	630		
			Subsystem clock oper-	fsuB = 32.768 kHz Note 5,	Square wave input		0.28	0.66	μΑ	
			ation	TA = -40°C	Resonator connection		0.47	0.85		
				fsuB = 32.768 kHz Note 5,	Square wave input		0.34	0.66		
				TA = +25°C	Resonator connection		0.53	0.85		
				fsuB = 32.768 kHz Note 5,	Square wave input		0.37	2.35		
				TA = +50°C	Resonator connection		0.56	2.54		
				fsuB = 32.768 kHz Note 5,	Square wave input		0.61	4.08		
				TA = +70°C	Resonator connection		0.80	4.27		
				fsuB = 32.768 kHz Note 5,	Square wave input		1.55	8.09		
				T <sub>A</sub> = +85°C	Resonator connection		1.74	8.28	1	
	IDD3	STOP mode	TA = -40°C	•	•		0.19	0.57	μΑ	
	Note 6	Note 8	T <sub>A</sub> = +25°C				0.25	0.57	1	
			T <sub>A</sub> = +50°C				0.33	2.26	1	
			T <sub>A</sub> = +70°C				0.52	3.99	1	
			T <sub>A</sub> = +85°C				1.46	8.00	1	

(Notes and Remarks are listed on the next page.)

- Note 4. This value as an example is calculated when the conditions described in the "Conditions" column are met.

  Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
- Note 5. Use it with  $EVDD0 \ge V_b$ .
- Note 6. The smaller maximum transfer rate derived by using fMck/6 or the following expression is the valid maximum transfer rate

Expression for calculating the transfer rate when 1.8 V  $\leq$  EVDD0 < 3.3 V and 1.6 V  $\leq$  Vb  $\leq$  2.0 V

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- \* This value is the theoretical value of the relative difference between the transmission and reception sides
- Note 7. This value as an example is calculated when the conditions described in the "Conditions" column are met.

  Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)



(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI0, ANI2 to ANI14, ANI16 to ANI20

(TA = -40 to +85°C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, 1.6 V  $\leq$  EVDD = EVDD1  $\leq$  VDD, Vss = EVss0 = EVss1 = 0 V, Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM = 0 V Note 4, HS (high-speed main) mode)

Parameter	Symbol	Co	MIN.	TYP.	MAX.	Unit	
Resolution	RES			8	bit		
Conversion time	tconv	8-bit resolution	$2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	% FSR
Integral linearity error Note 1	ILE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	Vain			0		V <sub>BGR</sub> Note 3	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

**Note 4.** When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add  $\pm 0.35\%$ FSR to the MAX. value when reference voltage (-) = AVREFM. Integral linearity error: Add  $\pm 0.5$  LSB to the MAX. value when reference voltage (-) = AVREFM. Differential linearity error: Add  $\pm 0.2$  LSB to the MAX. value when reference voltage (-) = AVREFM.

## 3.1 Absolute Maximum Ratings

#### **Absolute Maximum Ratings**

(1/2)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	VDD		-0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1	-0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8	V
			and -0.3 to V <sub>DD</sub> +0.3 Note 1	
Input voltage	VI1	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P47, P50 to P57, P64 to P67,	and -0.3 to V <sub>DD</sub> +0.3 Note 2	
		P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147		
	Vı2	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	V <sub>I</sub> 3	P20 to P27, P121 to P124, P137,	-0.3 to V <sub>DD</sub> +0.3 Note 2	V
		P150 to P156, EXCLK, EXCLKS, RESET		
Output voltage	Vo1	P00 to P06, P10 to P17, P30, P31,	-0.3 to EVDD0 +0.3	V
		P40 to P47, P50 to P57, P60 to P67,	and -0.3 to V <sub>DD</sub> +0.3 Note 2	
		P70 to P77, P80 to P87, P100 to P102,		
		P110, P111, P120, P130, P140 to P147		
	Vo2	P20 to P27, P150 to P156	-0.3 to V <sub>DD</sub> +0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI20	-0.3 to EVDD0 +0.3	.,
			and -0.3 to AVREF(+) +0.3 Notes 2, 3	V
	VAI2	ANI0 to ANI14	-0.3 to V <sub>DD</sub> +0.3	V
			and -0.3 to AVREF(+) +0.3 Notes 2, 3	V


- Note 1. Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
- Note 2. Must be 6.5 V or lower.
- **Note 3.** Do not exceed AVREF (+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.


That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- Remark 1. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
- Remark 2. AVREF (+): + side reference voltage of the A/D converter.
- Remark 3. Vss: Reference voltage


### Interrupt Request Input Timing



## Key Interrupt Input Timing




## RESET Input Timing



## 3.5 Peripheral Functions Characteristics

**AC Timing Test Points** 



### 3.5.1 Serial array unit

#### (1) During communication at same potential (UART mode)

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	HS (high-spee	Unit	
			MIN.	MAX.	
Transfer rate Note 1		2.4 V ≤ EVDD0 ≤ 5.5 V		fMCK/12 Note 2	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 3		2.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. The following conditions are required for low voltage interface when EVDD0 < VDD.

 $2.4 \text{ V} \le \text{EV}_{DD0} < 2.7 \text{ V: MAX. } 1.3 \text{ Mbps}$ 


Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 32 MHz (2.7 V  $\leq$  VDD  $\leq$  5.5 V)


16 MHz (2.4 V  $\leq$  VDD  $\leq$  5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

#### **UART** mode connection diagram (during communication at same potential)



#### UART mode bit width (during communication at same potential) (reference)



Remark 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 2. fmck: Serial array unit operation clock frequency

 $(Operation\ clock\ to\ be\ set\ by\ the\ CKSmn\ bit\ of\ serial\ mode\ register\ mn\ (SMRmn).\ m:\ Unit\ number,$ 

n: Channel number (mn = 00 to 03, 10 to 13))

#### (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

#### (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

Parameter	Parameter Symbol		Conditions	HS (high-s	Unit	
				MIN.	MAX.	•
Transfer rate		reception	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V}$		f <sub>MCK</sub> /12 Note 1	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		2.6	Mbps
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$		f <sub>MCK</sub> /12 Note 1	bps
		Theoretical value of the maximum transfer rate f <sub>MCK</sub> = f <sub>CLK</sub> Note 3		2.6	Mbps	
			$2.4 \text{ V} \le \text{EVddo} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V}$		f <sub>MCK</sub> /12 Notes 1, 2	bps
			Theoretical value of the maximum transfer rate fMCK = fCLK Note 3		2.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

**Note 2.** The following conditions are required for low voltage interface when EVDD0 < VDD.

 $2.4 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V: MAX. } 1.3 \text{ Mbps}$ 

Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 32 MHz (2.7 V  $\leq$  VDD  $\leq$  5.5 V)

16 MHz (2.4 V  $\leq$  VDD  $\leq$  5.5 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. Vb [V]: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)

Remark 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13)

**Remark 4.** UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.

## (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) mode		Unit
				MIN. MAX.		
SCKp cycle time	tkcY1	tkcy1 ≥ 4/fclk	$ \begin{aligned} 4.0 & \ V \leq EV_{DDO} \leq 5.5 \ V, \\ 2.7 & \ V \leq V_b \leq 4.0 \ V, \\ C_b & = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	600		ns
			$ 2.7 \text{ V} \leq \text{EV}_{\text{DDO}} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 2.7 \text{ k}\Omega $	1000		ns
			$ 2.4 \ V \leq EV_{DDO} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega $	2300		ns
SCKp high-level width	<b>t</b> кн1	$4.0 \text{ V} \le \text{EVDD0} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}Ω$		tксү1/2 - 150		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V},$ $\text{Cb} = 30 \text{ pF}, \text{Rb} = 2.7 \text{ k}\Omega$		tксү1/2 - 340		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DDO}} < 3.3 \text{ V}, \\ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}, \\ \text{C}_{\text{b}} = 30 \text{ pF}, \text{R}_{\text{b}} = 5.5 \text{ k}\Omega$		tксү1/2 - 916		ns
SCKp low-level width tkl1	tKL1	$4.0 \text{ V} \le \text{EVddo} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{Vb} \le 4.0 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}Ω$		tkcy1/2 - 24		ns
		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V} \\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ \text{C}_{\text{b}} = 30 \text{ pF}, \text{R}_{\text{b}} = 2.7 \text{ H}$	,	tkcy1/2 - 36		ns
		$2.4 \text{ V} \le \text{EV}_{\text{DDO}} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$ $C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 5.5 \text{ k}\Omega$		tксү1/2 - 100		ns

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)

### 3.6 Analog Characteristics

#### 3.6.1 A/D converter characteristics

#### Classification of A/D converter characteristics

Reference Voltage Input channel	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = VDD Reference voltage (-) = VSS	Reference voltage (+) = V <sub>BGR</sub> Reference voltage (-)= AV <sub>REFM</sub>
ANI0 to ANI14	Refer to 3.6.1 (1).	Refer to 3.6.1 (3).	Refer to 3.6.1 (4).
ANI16 to ANI20	Refer to 3.6.1 (2).		
Internal reference voltage Temperature sensor output voltage	Refer to <b>3.6.1 (1)</b> .		_

(1) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +105°C, 2.4 V  $\leq$  AVREFP  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	2.4 V ≤ AVREFP ≤ 5.5 V		1.2	±3.5	LSB
Conversion time	tconv	10-bit resolution Target pin: ANI2 to ANI14	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μs
			$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	3.1875		39	μs
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
		10-bit resolution Target pin: Internal reference voltage, and temperature sensor output volt- age (HS (high-speed main) mode)	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μs
			$2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	3.5625		39	μs
			$2.4~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution AVREFP = VDD Note 3	2.4 V ≤ AVREFP ≤ 5.5 V			±0.25	%FSR
Full-scale error Notes 1, 2	Ers	10-bit resolution AVREFP = VDD Note 3	2.4 V ≤ AVREFP ≤ 5.5 V			±0.25	%FSR
Integral linearity error Note 1	ILE	10-bit resolution AVREFP = VDD Note 3	2.4 V ≤ AVREFP ≤ 5.5 V			±2.5	LSB
Differential linearity error Note 1	DLE	10-bit resolution AVREFP = VDD Note 3	2.4 V ≤ AVREFP ≤ 5.5 V			±1.5	LSB
Analog input voltage	Vain	ANI2 to ANI14		0		AVREFP	V
		Internal reference voltage output (2.4 V ≤ VDD ≤ 5.5 V, HS (high-speed main) mode)		V <sub>BGR</sub> Note 4		V	
		Temperature sensor output voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed main) mode)		V <sub>TMPS25</sub> Note 4		V	

Note 1. Excludes quantization error (±1/2 LSB).


Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

**Note 3.** When AVREFP  $\leq$  VDD, the MAX. values are as follows.

Overall error: Add  $\pm 1.0$  LSB to the MAX. value when AVREFP = VDD. Zero-scale error/Full-scale error: Add  $\pm 0.05\%$ FSR to the MAX. value when AVREFP = VDD. Integral linearity error/ Differential linearity error: Add  $\pm 0.5$  LSB to the MAX. value when AVREFP = VDD.

Note 4. Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.


R5F104GKAFB, R5F104GLAFB R5F104GKGFB, R5F104GLGFB



## 4.9 80-pin products

R5F104MFAFB, R5F104MGAFB, R5F104MHAFB, R5F104MJAFB R5F104MFDFB, R5F104MGDFB, R5F104MHDFB, R5F104MJDFB R5F104MFGFB, R5F104MGGFB, R5F104MHGFB, R5F104MJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP80-12x12-0.50	PLQP0080KE-A	P80GK-50-8EU-2	0.53



#### NOTE

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

АЗ

-Lp

(UNIT:mm)

20.00±0.20

14.00±0.20

22.00±0.20

16.00±0.20

1.60 MAX. 0.10±0.05

1.40±0.05

 $0.32^{+0.08}_{-0.07}$ 0.145+0.055

 $0.60 \pm 0.15$ 

 $1.00 \pm 0.20$ 3°+5°

0.25

0.50

0.65 0.13

0.10

0.575

0.825

 $\theta$ е


У

ZD

ZΕ

R5F104PFAFA, R5F104PGAFA, R5F104PHAFA, R5F104PJAFA R5F104PFDFA, R5F104PGDFA, R5F104PHDFA, R5F104PJDFA R5F104PFGFA, R5F104PGGFA, R5F104PHGFA, R5F104PJGFA R5F104PKAFA, R5F104PLAFA R5F104PKGFA, R5F104PLGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP100-14x20-0.65	PLQP0100JC-A	P100GF-65-GBN-1	0.92



©2012 Renesas Electronics Corporation. All rights reserved.

#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, lease evaluate the safety of the final products or systems manufactured by you
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



#### **SALES OFFICES**

#### Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza. No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +88-10-8235-1155, Fax: +88-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

Treireads Electronics from Knotig Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyllux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B. Menara Amcorp, Amco

Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141