



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-·XE

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	384КВ (384К х 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104lkafb-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

(1/5)

Pin count	Package	Fields of Application Note	Ordering Part Number
30 pins	30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)	A	R5F104AAASP#V0, R5F104ACASP#V0, R5F104ADASP#V0, R5F104AEASP#V0, R5F104AFASP#V0, R5F104AGASP#V0
			R5F104AAASP#X0, R5F104ACASP#X0, R5F104ADASP#X0, R5F104AEASP#X0, R5F104AFASP#X0, R5F104AGASP#X0
		D	R5F104AADSP#V0, R5F104ACDSP#V0, R5F104ADDSP#V0, R5F104AEDSP#V0, R5F104AFDSP#V0, R5F104AGDSP#V0
			R5F104AADSP#X0, R5F104ACDSP#X0, R5F104ADDSP#X0, R5F104AEDSP#X0, R5F104AFDSP#X0, R5F104AGDSP#X0
		G	R5F104AAGSP#V0, R5F104ACGSP#V0, R5F104ADGSP#V0, R5F104AEGSP#V0, R5F104AFGSP#V0, R5F104AGGSP#V0
			R5F104AAGSP#X0, R5F104ACGSP#X0, R5F104ADGSP#X0, R5F104AEGSP#X0, R5F104AFGSP#X0, R5F104AGGSP#X0
32 pins	32-pin plastic HWQFN (5 \times 5 mm, 0.5 mm pitch)	A	R5F104BAANA#U0, R5F104BCANA#U0, R5F104BDANA#U0, R5F104BEANA#U0, R5F104BFANA#U0, R5F104BGANA#U0
			R5F104BAANA#W0, R5F104BCANA#W0, R5F104BDANA#W0, R5F104BEANA#W0, R5F104BFANA#W0, R5F104BGANA#W0
		D	R5F104BADNA#U0, R5F104BCDNA#U0, R5F104BDDNA#U0, R5F104BEDNA#U0, R5F104BFDNA#U0, R5F104BGDNA#U0
			R5F104BADNA#W0, R5F104BCDNA#W0, R5F104BDDNA#W0, R5F104BEDNA#W0, R5F104BFDNA#W0, R5F104BGDNA#W0
		G	R5F104BAGNA#U0, R5F104BCGNA#U0, R5F104BDGNA#U0, R5F104BEGNA#U0, R5F104BFGNA#U0, R5F104BFGNA#U0
			R5F104BAGNA#W0, R5F104BCGNA#W0, R5F104BDGNA#W0, R5F104BEGNA#W0, R5F104BFGNA#W0, R5F104BGGNA#W0
	32-pin plastic LQFP (7 × 7, 0.8 mm pitch)	A	R5F104BAAFP#V0, R5F104BCAFP#V0, R5F104BDAFP#V0, R5F104BEAFP#V0, R5F104BFAFP#V0, R5F104BGAFP#V0
			R5F104BAAFP#X0, R5F104BCAFP#X0, R5F104BDAFP#X0, R5F104BEAFP#X0, R5F104BFAFP#X0, R5F104BGAFP#X0
		D	R5F104BADFP#V0, R5F104BCDFP#V0, R5F104BDDFP#V0, R5F104BEDFP#V0, R5F104BFDFP#V0, R5F104BGDFP#V0
			R5F104BADFP#X0, R5F104BCDFP#X0, R5F104BDDFP#X0, R5F104BEDFP#X0, R5F104BFDFP#X0, R5F104BGDFP#X0
		G	R5F104BAGFP#V0, R5F104BCGFP#V0, R5F104BDGFP#V0, R5F104BEGFP#V0, R5F104BFGFP#V0, R5F104BGGFP#V0
			R5F104BAGFP#X0, R5F104BCGFP#X0, R5F104BDGFP#X0, R5F104BEGFP#X0, R5F104BFGFP#X0, R5F104BGGFP#X0
36 pins	36-pin plastic WFLGA $(4 \times 4 \text{ mm}, 0.5 \text{ mm pitch})$	A	R5F104CAALA#U0, R5F104CCALA#U0, R5F104CDALA#U0, R5F104CEALA#U0, R5F104CFALA#U0, R5F104CGALA#U0
			R5F104CAALA#W0, R5F104CCALA#W0, R5F104CDALA#W0, R5F104CEALA#W0, R5F104CFALA#W0, R5F104CGALA#W0
		G	R5F104CAGLA#U0, R5F104CCGLA#U0, R5F104CDGLA#U0, R5F104CEGLA#U0, R5F104CFGLA#U0, R5F104CFGLA#U0, R5F104CFGLA#U0
			R5F104CAGLA#W0, R5F104CCGLA#W0, R5F104CDGLA#W0, R5F104CEGLA#W0, R5F104CFGLA#W0, R5F104CGGLA#W0
L			

Note For the fields of application, refer to Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



Note	The flash library uses RAM in self-programming and rewriting of the data flash memory.
	The target products and start address of the RAM areas used by the flash library are shown below.
	R5F104xD (x = A to C, E to G, J, L): Start address FE900H
	R5F104xE (x = A to C, E to G, J, L): Start address FE900H
	For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family
	(R20UT2944).



Note	The flash library uses RAM in self-programming and rewriting of the data flash memory.
	The target products and start address of the RAM areas used by the flash library are shown below.
	R5F104xD (x = A to C, E to G, J, L): Start address FE900H
	R5F104xE (x = A to C, E to G, J, L): Start address FE900H
	For the RAM areas used by the flash library, see Self RAM list of Flash Self-Programming Library for RL78 Family
	(R20UT2944).



2.2 Oscillator Characteristics

2.2.1 X1, XT1 characteristics

$(TA = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Resonator	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) Note	Ceramic resonator/	$2.7~V \leq V \text{DD} \leq 5.5~V$	1.0		20.0	MHz
	crystal resonator	$2.4 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$	1.0		16.0	
		$1.8~\text{V} \leq \text{V}\text{DD} < 2.4~\text{V}$	1.0		8.0	
		$1.6~V \leq V_{DD} < 1.8~V$	1.0		4.0	
XT1 clock oscillation frequency (fxT) Note	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

- Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/G14 User's Manual.

2.2.2 On-chip oscillator characteristics

(TA = -40 to +85°C, 1.6 V \leq VDD \leq 5.5 V, Vss = 0 V)

Oscillators	Parameters	C	Conditions			MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fін		1		32	MHz	
High-speed on-chip oscillator clock frequency		-20 to +85°C	$1.8~V \leq V \text{DD} \leq 5.5~V$	-1.0		+1.0	%
accuracy			$1.6 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V}$	-5.0		+5.0	%
		-40 to -20°C	$1.8 \text{ V} \le \text{V}_{\text{DD}} < 5.5 \text{ V}$	-1.5		+1.5	%
			$1.6 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V}$	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.



(1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

(TA = -40 to +85°C	, 1.6 V \leq EVDD0 \leq	VDD \leq 5.5 V, Vss =	= EVsso = 0 V)(2/2)
--------------------	-----------------------------	-------------------------	---------------------

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply current	IDD2	HALT mode	HS (high-speed main)	fносо = 64 MHz,	VDD = 5.0 V		0.80	3.09	mA
Note 1	Note 2		mode Note 7	fiH = 32 MHz Note 4	VDD = 3.0 V		0.80	3.09	1
				fносо = 32 MHz,	VDD = 5.0 V		0.49	2.40	1
				fiH = 32 MHz Note 4	VDD = 3.0 V		0.49	2.40	-
				fносо = 48 MHz,	VDD = 5.0 V		0.62	2.40	
			fiH = 24 MHz Note 4	VDD = 3.0 V		0.62	2.40	1	
				fносо = 24 MHz,	VDD = 5.0 V		0.4	1.83	
				fiH = 24 MHz Note 4	VDD = 3.0 V		0.4	1.83	1
			fносо = 16 MHz,	VDD = 5.0 V		0.37	1.38	1	
				fiн = 16 MHz Note 4	VDD = 3.0 V		0.37	1.38	1
			LS (low-speed main)	fносо = 8 MHz,	VDD = 3.0 V		260	710	μΑ
			mode Note 7	fiH = 8 MHz Note 4	VDD = 2.0 V		260	710	1
			LV (low-voltage main)	fносо = 4 MHz,	VDD = 3.0 V		420	700	μΑ
			mode Note 7	fiH = 4 MHz Note 4	VDD = 2.0 V		420	700	
			HS (high-speed main)	fmx = 20 MHz Note 3,	Square wave input		0.28	1.55	mA
			mode Note 7	VDD = 5.0 V	Resonator connection		0.40	1.74	
				f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.55	
		VDD = 3.0 V	Resonator connection		0.40	1.74			
			f _{MX} = 10 MHz ^{Note 3} ,	Square wave input		0.19	0.86	1	
				VDD = 5.0 V	Resonator connection		0.25	0.93	-
				f _{MX} = 10 MHz ^{Note 3} , V _{DD} = 3.0 V	Square wave input		0.19	0.86	
					Resonator connection		0.25	0.93	
			LS (low-speed main)	f _{MX} = 8 MHz ^{Note 3} ,	Square wave input		95	550	μΑ
			mode Note 7	VDD = 3.0 V	Resonator connection		140	590	
				f _{MX} = 8 MHz Note 3,	Square wave input		95	550	
				VDD = 2.0 V	Resonator connection		140	590	
			Subsystem clock	fsue = 32.768 kHz Note 5,	Square wave input		0.25	0.57	μΑ
			operation	$T_A = -40^{\circ}C$	Resonator connection		0.44	0.76	
				fsue = 32.768 kHz ^{Note 5} ,	Square wave input		0.30	0.57	
				TA = +25°C	Resonator connection		0.49	0.76	
				fsue = 32.768 kHz Note 5,	Square wave input		0.36	1.17	
				TA = +50°C	Resonator connection		0.59	1.36	
				fsub = 32.768 kHz Note 5,	Square wave input		0.49	1.97	
				TA = +70°C	Resonator connection		0.72	2.16	
		fsub = 32.768 kHz Note 5,	Square wave input		0.97	3.37	1		
				TA = +85°C	Resonator connection		1.16	3.56	
	TA = -40°C				0.18	0.51	μΑ		
	Note 6	Note 8	TA = +25°C				0.24	0.51	
			TA = +50°C				0.29	1.10	
			TA = +70°C				0.41	1.90	
		TA = +85°C				0.90	3.30		

(Notes and Remarks are listed on the next page.)



2.4 AC Characteristics


Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Instruction cycle (min-	Тсү	Main system	HS (high-speed main)	$2.7~V \leq V \text{DD} \leq 5.5~V$	0.03125		1	μs
imum instruction exe-		clock (fmain)	mode	$2.4 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$	0.0625		1	μs
cution time)		operation	LS (low-speed main) mode	$1.8 \text{ V} \leq \text{V}\text{DD} \leq 5.5 \text{ V}$	0.125		1	μs
			LV (low-voltage main) mode	$1.6 \text{ V} \leq \text{V}\text{DD} \leq 5.5 \text{ V}$	0.25		1	μs
		Subsystem clo	ock (fsuв) operation	$1.8~V \le V_{DD} \le 5.5~V$	28.5	30.5	31.3	μs
		In the self-	HS (high-speed main)	$2.7~V \leq V \text{DD} \leq 5.5~V$	0.03125		1	μs
		program-	mode	$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μs
		ming mode	LS (low-speed main) mode	$1.8 \text{ V} \leq \text{V}\text{DD} \leq 5.5 \text{ V}$	0.125		1	μs
			LV (low-voltage main) mode	$1.8 \text{ V} \leq \text{V}\text{DD} \leq 5.5 \text{ V}$	0.25		1	μs
External system clock	fEX	$2.7 \text{ V} \leq \text{V}_{DD} \leq$	5.5 V		1.0		20.0	MHz
frequency		$2.4~V \leq V_{DD} \leq$	2.7 V		1.0		16.0	MHz
		$1.8 \text{ V} \leq \text{V}_{DD} <$	2.4 V		1.0		8.0	MHz
		$1.6 V \le V_{DD} <$	1.8 V		1.0		4.0	MHz
	fexs				32		35	kHz
External system clock	texн,	$2.7~V \leq V_{DD} \leq$	5.5 V		24			ns
input high-level width,	tEXL	$2.4~V \leq V_{DD} \leq$	2.7 V		30			ns
low-level width		$1.8 \text{ V} \leq \text{V}_{DD} <$	2.4 V		60			ns
		$1.6 \text{ V} \leq \text{V}_{DD} <$	1.8 V		120			ns
	texhs, texls				13.7			μs
TI00 to TI03, TI10 to TI13 input high-level width, low-level width	ttiH, tti∟				1/fмск + 10 Note			ns
Timer RJ input cycle	fc	TRJIO		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	100			ns
				$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$	300			ns
				$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$	500			ns
Timer RJ input high-	tтjiн,	TRJIO		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$	40			ns
level width, low-level	t⊤ji∟			$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$	120			ns
width				1.6 V ≤ EVDD0 < 1.8 V	200			ns

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

NoteThe following conditions are required for low voltage interface when EVDD0 < VDD $1.8 V \le EVDD0 < 2.7 V$: MIN. 125 ns $1.6 V \le EVDD0 < 1.8 V$: MIN. 250 ns


Remark fMCK: Timer array unit operation clock frequency (Operation clock to be set by the CKSmn bit of timer mode register mn (TMRmn). m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3))






TCY vs VDD (LS (low-speed main) mode)

TCY vs VDD (LV (low-voltage main) mode)







AC Timing Test Points




External System Clock Timing



TI/TO Timing





TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, TRGIOA, TRGIOB



Parameter	Symbol	Conditions		-speed main) node	LS (low-speed main) mode		LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	1
SCLr clock frequency	fsc∟	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		1000 Note 1		300 Note 1		300 Note 1	kHz
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		1000 Note 1		300 Note 1		300 Note 1	kHz
				400 Note 1		300 Note 1		300 Note 1	kHz
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		400 Note 1		300 Note 1		300 Note 1	kHz
		$\label{eq:VD} \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \ \text{Note 2}, \\ C_b = 100 \ \text{pF}, \ R_b = 5.5 \ \text{k}\Omega \end{array}$		300 Note 1		300 Note 1		300 Note 1	kHz
Hold time when SCLr = "L"	t∟ow		475		1550		1550		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	475		1550		1550		ns
		$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{array}$	1150		1550		1550		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1150		1550		1550		ns
		$\label{eq:VD} \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \ \mbox{Note 2}, \\ C_b = 100 \ \mbox{pF}, \ R_b = 5.5 \ \mbox{k}\Omega \end{array}$	1550		1550		1550		ns
Hold time when SCLr = "H"	tнıgн	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	245		610		610		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	200		610		610		ns
			675		610		610		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	600		610		610		ns
		$\label{eq:VD0} \begin{array}{l} 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \ \text{Note} \ 2, \\ C_b = 100 \ \text{pF}, \ R_b = 5.5 \ \text{k}\Omega \end{array}$	610		610		610		ns

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified l²C mode) (TA = -40 to +85°C, 1.8 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)



(1) I²C standard mode

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol	Symbol Conditions		HS (high-speed main) mode		peed main) ode	LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu: dat	$2.7~V \leq EV_{DD0} \leq 5.5~V$	250		250		250		ns
		$1.8~V \leq EV_{DD0} \leq 5.5~V$	250		250		250		ns
		$1.7~V \leq EV_{DD0} \leq 5.5~V$	250		250		250		ns
		$1.6~V \leq EV_{DD0} \leq 5.5~V$	-	_	250		250		ns
Data hold time (transmission)	thd: dat	$2.7~V \leq EV_{DD0} \leq 5.5~V$	0	3.45	0	3.45	0	3.45	μs
Note 2		$1.8~V \leq EV_{DD0} \leq 5.5~V$	0	3.45	0	3.45	0	3.45	μs
		$1.7~V \leq EV_{DD0} \leq 5.5~V$	0	3.45	0	3.45	0	3.45	μs
		$1.6~V \leq EV_{DD0} \leq 5.5~V$	-	_	0	3.45	0	3.45	μs
Setup time of stop condition	tsu: sto	$2.7~V \leq EV_{DD0} \leq 5.5~V$	4.0		4.0		4.0		μs
		$1.8~V \leq EV_{DD0} \leq 5.5~V$	4.0		4.0		4.0		μs
		$1.7~V \leq EV_{DD0} \leq 5.5~V$	4.0		4.0		4.0		μs
		$1.6~V \leq EV_{DD0} \leq 5.5~V$	-	_	4.0		4.0		μs
Bus-free time	t BUF	$2.7~V \leq EV_{DD0} \leq 5.5~V$	4.7		4.7		4.7		μs
		$1.8~V \leq EV_{DD0} \leq 5.5~V$	4.7		4.7		4.7		μs
		$1.7~V \leq EV_{DD0} \leq 5.5~V$	4.7		4.7		4.7		μs
		$1.6~V \le EV_{DD0} \le 5.5~V$	-	_	4.7		4.7		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of the DE DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

- Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: Cb = 400 pF, Rb = 2.7 k Ω



2.6.4 Comparator

Parameter	Symbol	Со	nditions	MIN.	TYP.	MAX.	Unit
Input voltage range	lvref					EVDD0 - 1.4	V
	lvcmp			-0.3		EVDD0 + 0.3	V
Output delay	td	/bd = 3.0 V Comparator high-speed mode, nput slew rate > 50 mV/µs standard mode				1.2	μs
			Comparator high-speed mode, window mode			2.0	μs
			Comparator low-speed mode, standard mode		3.0	5.0	μs
High-electric-potential reference voltage	VTW+	Comparator high-speed mode	e, window mode		0.76 Vdd		V
Low-electric-potential ref- erence voltage	VTW-	Comparator high-speed mode	e, window mode		0.24 VDD		V
Operation stabilization wait time	tсмр			100			μs
Internal reference voltage Note	VBGR	2.4 V \leq VDD \leq 5.5 V, HS (r	nigh-speed main) mode	1.38	1.45	1.50	V

Note Not usable in LS (low-speed main) mode, LV (low-voltage main) mode, sub-clock operation, or STOP mode.


2.6.5 POR circuit characteristics

(TA = -40 to +85°C, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power on/down reset threshold	VPOR	Voltage threshold on VDD rising	1.47	1.51	1.55	V
	VPDR	Voltage threshold on VDD falling Note 1	1.46	1.50	1.54	V
Minimum pulse width Note 2	TPW		300			μs

Note 1. However, when the operating voltage falls while the LVD is off, enter STOP mode, or enable the reset status using the external reset pin before the voltage falls below the operating voltage range shown in 2.4 AC Characteristics.

Note 2. Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPDR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





		0, 214 1 21		$DD \le 5.5 \text{ V}, \text{ Vss} = \text{EVs}$	==============				(2/2
Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Uni
Supply cur- rent Note 1	IDD2 Note 2	HALT mode	HS (high-speed main) mode Note 7	fносо = 64 MHz, fiн = 32 MHz ^{Note 4}	$V_{DD} = 5.0 V$			4.86	mA
SIIC			mode		V _{DD} = 3.0 V		0.79	4.86	-
				fносо = 32 MHz, fн = 32 MHz ^{Note 4}	VDD = 5.0 V		0.49	4.17	-
					V _{DD} = 3.0 V		0.49	4.17	-
				fносо = 48 MHz, fн = 24 MHz ^{Note 4}	VDD = 5.0 V		0.62	3.82	-
					V _{DD} = 3.0 V		0.62	3.82	-
				fносо = 24 MHz, fн = 24 MHz ^{Note 4}	VDD = 5.0 V		0.4	3.25	-
					VDD = 3.0 V		0.4	3.25	-
				fносо = 16 MHz, fн = 16 MHz ^{Note 4}	VDD = 5.0 V		0.38	2.28	-
					VDD = 3.0 V		0.38	2.28	<u> </u>
			HS (high-speed main) mode Note 7	$f_{MX} = 20 \text{ MHz} \text{ Note 3},$	Square wave input		0.30	2.65	m/
			mode note /	VDD = 5.0 V	Resonator connection		0.40	2.77	_
				$f_{MX} = 20 \text{ MHz} \text{ Note } 3,$	Square wave input		0.30	2.65	_
				VDD = 3.0 V	Resonator connection		0.40	2.77	_
				$f_{MX} = 10 \text{ MHz} \text{ Note 3},$	Square wave input		0.20	1.36	_
				VDD = 5.0 V	Resonator connection		0.25	1.46	
				$f_{MX} = 10 \text{ MHz} \text{ Note 3},$	Square wave input		0.20	1.36	
				VDD = 3.0 V	Resonator connection		0.25	1.46	
			Subsystem clock oper-	fsue = 32.768 kHz Note 5,	Square wave input		0.28	0.66	μ/
			ation	TA = -40°C	Resonator connection		0.47	0.85	
				fsue = 32.768 kHz Note 5,	Square wave input		0.34	0.66	
				TA = +25°C	Resonator connection		0.53	0.85	
				fsue = 32.768 kHz ^{Note 5} ,	Square wave input		0.37	2.35	
				TA = +50°C	Resonator connection		0.56	2.54	
				fsue = 32.768 kHz Note 5,	Square wave input		0.61	4.08	
				TA = +70°C	Resonator connection		0.80	4.27	1
				fsue = 32.768 kHz Note 5,	Square wave input		1.55	8.09	1
				TA = +85°C	Resonator connection		1.74	8.28	1
				fsue = 32.768 kHz Note 5,	Square wave input		6.00	51.00	1
				TA = +105°C	Resonator connection		6.00	51.00	1
	Idd3	STOP mode	TA = -40°C				0.19	0.57	μ/
	Note 6	Note 8	TA = +25°C				0.25	0.57	1
			TA = +50°C				0.33	2.26	1
			TA = +70°C				0.52	3.99	1
			TA = +85°C				1.46	8.00	1
			T _A = +105°C				5.50	50.00	1

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

(Notes and Remarks are listed on the next page.)

RL78/G14

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 3.** When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.

Note 5.Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz}$ to 32 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$ to 16 MHz

Remark 1. fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)


- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fill: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C



- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- **Note 6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- **Note 8.** Current flowing during programming of the data flash.
- Note 9. Current flowing during self-programming.
- Note 10. For shift time to the SNOOZE mode, see 23.3.3 SNOOZE mode in the RL78/G14 User's Manual.
- **Note 11.** Current flowing only to the D/A converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IDAC when the D/A converter operates in an operation mode or the HALT mode.
- **Note 12.** Current flowing only to the comparator circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2, or IDD3 and ICMP when the comparator circuit is in operation.
- Note 13. A comparator and D/A converter are provided in products with 96 KB or more code flash memory.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fcLK: CPU/peripheral hardware clock frequency
- Remark 4. Temperature condition of the TYP. value is TA = 25°C



CSI mode connection diagram (during communication at different potential



- **Remark 5.** Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 6.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 7. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))
- Remark 8. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.



(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI0, ANI2 to ANI14, ANI16 to ANI20

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, 1.6 V \leq EVDD = EVDD1 \leq VDD, Vss = EVss0 = EVss1 = 0 V,

Reference voltage (+) = VBGR Note 3, Reference voltage (-) = AVREFM = 0 V Note 4, HS (high-speed main) mode)

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
Resolution	RES				8		bit
Conversion time	tCONV	8-bit resolution	$2.4~\text{V} \leq \text{V}\text{DD} \leq 5.5~\text{V}$	17		39	μs
Zero-scale error Notes 1, 2	Ezs	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	% FSR
Integral linearity error Note 1	ILE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN			0		VBGR Note 3	V

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (% FSR) to the full-scale value.

Note 3. Refer to 3.6.2 Temperature sensor characteristics/internal reference voltage characteristic.

Note 4. When reference voltage (-) = Vss, the MAX. values are as follows.


Zero-scale error:Add ±0.35%FSR to the MAX. value when reference voltage (-) = AVREFM.Integral linearity error:Add ±0.5 LSB to the MAX. value when reference voltage (-) = AVREFM.Differential linearity error:Add ±0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.



3.7 **RAM Data Retention Characteristics**

(TA = -40 to +105°C, Vss = 0V)						
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.44 Note		5.5	V

Note The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset is effected, but RAM data is not retained when a POR reset is effected.



3.8 **Flash Memory Programming Characteristics**

(T _A = -40 to +105°C	$V_{\rm r}, 2.4 \ V \le V \text{DD} \le 5.5 \ V, \ V \text{ss} = 0 \ V$
	,

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fclk	$2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	1		32	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years TA = 85°C ^{Note 4}	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 1 year TA = 25°C		1,000,000		
		Retained for 5 years TA = 85°C ^{Note 4}	100,000			
		Retained for 20 years T _A = 85°C ^{Note 4}	10,000			

Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

Note 2. When using flash memory programmer and Renesas Electronics self-programming library

Note 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

Note 4. This temperature is the average value at which data are retained.

3.9 Dedicated Flash Memory Programmer Communication (UART)


(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate During serial programm		During serial programming	115,200		1,000,000	bps



3.10 Timing of Entry to Flash Memory Programming Modes

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	tsu	POR and LVD reset must end before the external reset ends.	10			μs
How long the TOOL0 pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory)	thd	POR and LVD reset must end before the external reset ends.	1			ms



<1> The low level is input to the TOOL0 pin.

<2> The external reset ends (POR and LVD reset must end before the external reset ends).

<3> The TOOL0 pin is set to the high level.

<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.


- **Remark** tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.
 - tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends
 - tHD: How long to keep the TOOL0 pin at the low level from when the external resets end
 - (excluding the processing time of the firmware to control the flash memory)



4.7 52-pin products

R5F104JCAFA, R5F104JDAFA, R5F104JEAFA, R5F104JFAFA, R5F104JGAFA, R5F104JHAFA, R5F104JJAFA R5F104JCDFA, R5F104JDDFA, R5F104JEDFA, R5F104JFDFA, R5F104JGDFA, R5F104JHDFA, R5F104JJDFA R5F104JCGFA, R5F104JDGFA, R5F104JEGFA, R5F104JFGFA, R5F104JGGFA, R5F104JHGFA, R5F104JJGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP52-10x10-0.65	PLQP0052JA-A	P52GB-65-GBS-1	0.3



© 2012 Renesas Electronics Corporation. All rights reserved.



REVISION HISTORY

RL78/G14 Datasheet

Rev.	Date		Description
Rev.	Date	Page	Summary
0.01	Feb 10, 2011	—	First Edition issued
0.02	May 01, 2011	1 to 2	1.1 Features revised
		3	1.2 Ordering Information revised
		4 to 13	1.3 Pin Configuration (Top View) revised
		14	1.4 Pin Identification revised
		15 to 17	1.5.1 30-pin products to 1.5.3 36-pin products revised
		23 to 26	1.6 Outline of Functions revised
0.03	Jul 28, 2011	1	1.1 Features revised
1.00	Feb 21, 2012	1 to 40	1. OUTLINE revised
		41 to 97	2. ELECTRICAL SPECIFICATIONS added
2.00	Oct 25, 2013	1	Modification of 1.1 Features
		3 to 8	Modification of 1.2 Ordering Information
		9 to 22	Modification of package type in 1.3 Pin Configuration (Top View)
		34 to 43	Modification of description of subsystem clock in 1.6 Outline of Functions
		34 to 43	Modification of description of timer output in 1.6 Outline of Functions
		34 to 43	Modification of error of data transfer controller in 1.6 Outline of Functions
		34 to 43	Modification of error of event link controller in 1.6 Outline of Functions
		45, 46	Modification of description of Tables in 2.1 Absolute Maximum Ratings
		47	Modification of Tables, notes, cautions, and remarks in 2.2 Oscillator Characteristics
		48	Modification of error of conditions of high level input voltage in 2.3.1 Pin characteristics
		49	Modification of error of conditions of low level output voltage in 2.3.1 Pin characteristics
		53 to 62	Modification of Notes and Remarks in 2.3.2 Supply current characteristics
		65, 66	Addition of Minimum Instruction Execution Time during Main System Clock Operation
		67 to 69	Addition of AC Timing Test Points
		70 to 97	Addition of LS mode and LV mode characteristics in 2.5.1 Serial array unit
		98 to 101	Addition of LS mode and LV mode characteristics in 2.5.2 Serial interface IICA
		102 to 105	Addition of characteristics about conversion of internal reference voltage and temperature sensor in 2.6.1 A/D converter characteristics
		107	Addition of characteristic in 2.6.4 Comparator
		107	Deletion of detection delay in 2.6.5 POR circuit characteristics
		109	Modification of 2.6.7 Power supply voltage rising slope characteristics
		110	Modification of 2.7 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics
		110	Addition of characteristic in 2.8 Flash Memory Programming Characteristics
		111	Addition of description in 2.10 Timing for Switching Flash Memory Programming Modes