

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	64
Program Memory Size	192KB (192K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 17x8/10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104mhafa-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.5.3 36-pin products



Note Mounted on the 96 KB or more code flash memory products.



1.5.10 100-pin products





1.6 Outline of Functions

[30-pin, 32-pin, 36-pin, 40-pin products (code flash memory 16 KB to 64 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

		30-pin	32-pin	36-pin	(1/2 40-pin			
	Item	R5F104Ax (x = A, C to E)	R5F104Bx (x = A, C to E)	R5F104Cx (x = A, C to E)	R5F104Ex (x = A, C to E)			
Code flash mer	mory (KB)	16 to 64	16 to 64	16 to 64	16 to 64			
Data flash merr		4	4	4	4			
RAM (KB)		2.5 to 5.5 Note	2.5 to 5.5 Note	4 4 2.5 to 5.5 Note 2.5 to 5.5 Note				
Address space		1 MB	2.0 10 0.0	.5 to 5.5 Note 2.5 to 5.5 Note 2.5 to 5.				
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (high-speed main) mode: 1 to 20 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)						
	High-speed on-chip oscillator clock (fi⊣)	HS (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)						
Subsystem cloc	ck		_		XT1 (crystal) oscillation external subsystem clock input (EXCLKS) 32.768 kHz			
Low-speed on-o	chip oscillator clock	15 kHz (TYP.): Vod = 1.6 to	o 5.5 V					
General-purpos	se register	8 bits \times 32 registers (8 bits	$\times8$ registers $\times4$ banks)					
Minimum instru	ction execution time	$0.03125\mu s$ (High-speed on-chip oscillator clock: fiн = 32 MHz operation)						
		0.05 μ s (High-speed system clock: f _{MX} = 20 MHz operation)						
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits + 16 bits, 32 bits ÷ 32 bits) Multiplication and Accumulation (16 bits × 16 bits + 32 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 						
I/O port	Total	26	28	32	36			
	CMOS I/O	21	22	26	28			
	CMOS input	3	3	3	5			
	CMOS output	_	_	—	-			
	N-ch open-drain I/O (6 V tolerance)	2	3	3	3			
Timer	16-bit timer	8 channels (TAU: 4 channels, Timer R	J: 1 channel, Timer RD: 2	channels, Timer RG: 1 c	hannel)			
	Watchdog timer	1 channel						
	Real-time clock (RTC)	1 channel						
	12-bit interval timer	1 channel						
	Timer output	Timer outputs: 13 channels PWM outputs: 9 channels	5					
	RTC output		1 • 1 Hz (subsystem clock: fsu = 32.768 kHz)					

(Note is listed on the next page.)



10	(α)
1 /	///
12	~ /

			<u> </u>		(2/2				
		30-pin	32-pin	36-pin	40-pin				
Item		R5F104Ax (x = F, G)	R5F104Bx (x = F, G)	R5F104Cx (x = F, G)	R5F104Ex (x = F to H)				
Clock output/buzzer	output	2	2	2	2				
		 [30-pin, 32-pin, 36-pin products] 2.44 kHz, 4.88 kHz, 9.7 (Main system clock: fMA [40-pin products] 2.44 kHz, 4.88 kHz, 9.7 (Main system clock: fMA 256 Hz, 512 Hz, 1.024 (Subsystem clock: fsub 	6 kHz, 1.25 MHz, 2.5 MH IN = 20 MHz operation) 6 kHz, 1.25 MHz, 2.5 MH IN = 20 MHz operation)	z, 5 MHz, 10 MHz	., 32.768 kHz				
8/10-bit resolution A	/D converter	8 channels	8 channels	8 channels	9 channels				
D/A converter		1 channel	2 channels						
Comparator		2 channels	I						
Serial interface		[30-pin, 32-pin products] • CSI: 1 channel/UART (I • CSI: 1 channel/UART: 1 • CSI: 1 channel/UART: 1 [36-pin, 40-pin products] • CSI: 1 channel/UART (I • CSI: 1 channel/UART: 1 • CSI: 2 channels/UART:	channel/simplified I ² C: 1 channel/simplified I ² C: 1 JART supporting LIN-bus channel/simplified I ² C: 1 1 channel/simplified I ² C:	channel channel): 1 channel/simplified I ² C channel 2 channels	C: 1 channel				
	I ² C bus	1 channel	1 channel	1 channel	1 channel				
Data transfer contro	ller (DTC)	30 sources			31 sources				
Event link controller	(ELC)	Event input: 21 Event trigger output: 8	Event input: 21, Event trigger output: 9		Event input: 22 Event trigger output: 9				
Vectored interrupt	Internal	24	24	24	24				
sources	External	6	6	6	7				
Key interrupt		-	—	—	4				
Reset Power-on-reset circuit		 Internal reset by power- Internal reset by voltage Internal reset by illegal Internal reset by RAM p Internal reset by illegal- 	 Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution ^{Note} Internal reset by RAM parity error Internal reset by illegal-memory access 						
		• Power-down-reset: 1.5	• Power-down-reset: $1.50 \pm 0.04 \text{ V} (TA = -40 \text{ to } +105 \text{ C})$ • Power-down-reset: $1.50 \pm 0.04 \text{ V} (TA = -40 \text{ to } +35^{\circ}\text{C})$ $1.50 \pm 0.06 \text{ V} (TA = -40 \text{ to } +105^{\circ}\text{C})$						
Voltage detector		1.63 V to 4.06 V (14 stage	1.63 V to 4.06 V (14 stages)						
On-chip debug funct	tion	Provided							
Power supply voltag	е		V _{DD} = 1.6 to 5.5 V (T _A = -40 to +85°C) V _{DD} = 2.4 to 5.5 V (T _A = -40 to +105°C)						
Operating ambient t	emperature	$T_A = -40 \text{ to } +85^{\circ}\text{C} \text{ (A: Consumer applications, D: Industrial applications),}$ $T_A = -40 \text{ to } +105^{\circ}\text{C} \text{ (G: Industrial applications)}$							

Note

The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not is issued by emulation with the in-circuit emulator or on-chip debug emulator.



1	S	in	١
(2	12)

		80-pin	(2/2) 100-pin			
ľ	tem	R5F104Mx	R5F104Px			
		(x = F to H, J)	(x = F to H, J)			
Clock output/buzz	zer output	2	2			
		 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 7 (Main system clock: fMAIN = 20 MHz opera) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4. (Subsystem clock: fsub = 32.768 kHz opera) 	ntion) 096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz			
8/10-bit resolution	n A/D converter	17 channels	20 channels			
D/A converter		2 channels	2 channels			
Comparator		2 channels	2 channels			
Serial interface		 [80-pin, 100-pin products] CSI: 2 channels/UART (UART supporting CSI: 2 channels/UART: 1 channel/simplifie CSI: 2 channels/UART: 1 channel/simplifie CSI: 2 channels/UART: 1 channel/simplifie 	ed I ² C: 2 channels			
	I ² C bus	2 channels	2 channels			
Data transfer con	troller (DTC)	39 sources	39 sources			
Event link control	ler (ELC)	Event input: 26 Event trigger output: 9				
Vectored inter-	Internal	32	32			
rupt sources	External	13	13			
Key interrupt	1	8	8			
Reset		Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction executio Internal reset by RAM parity error Internal reset by illegal-memory access	on Note			
Power-on-reset c	ircuit	• Power-on-reset: $1.51 \pm 0.04 \text{ V}$ (TA = -40 to +85°C) $1.51 \pm 0.06 \text{ V}$ (TA = -40 to +105°C) • Power-down-reset: $1.50 \pm 0.04 \text{ V}$ (TA = -40 to +85°C) $1.50 \pm 0.06 \text{ V}$ (TA = -40 to +105°C)				
Voltage detector		1.63 V to 4.06 V (14 stages)				
On-chip debug fu	nction	Provided				
Power supply vol	tage	V _{DD} = 1.6 to 5.5 V (T _A = -40 to +85°C) V _{DD} = 2.4 to 5.5 V (T _A = -40 to +105°C)				
Operating ambier	nt temperature	$T_A = -40$ to +85°C (A: Consumer application $T_A = -40$ to +105°C (G: Industrial application				

Note

The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.



Items	Symbol	Condit	ons		MIN.	TYP.	MAX.	Unit
Input leakage cur- rent, high	ILIH1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	VI = EVDD0				1	μΑ
	ILIH2	P20 to P27, P137, P150 to P156, RESET	VI = VDD				1	μA
	Ілнз	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VDD	In input port or external clock input			1	μΑ
				In resonator con- nection			10	μA
Input leakage current, low	ILIL1	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	VI = EVSS0				-1	μΑ
	ILIL2	P20 to P27, P137, P150 to P156, RESET	VI = Vss				-1	μA
	ILIL3	P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS)	VI = VSS	In input port or external clock input			-1	μA
			In resonator con- nection				-10	μA
On-chip pull-up resistance	Ru	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147	VI = EVsso	, In input port	10	20	100	kΩ

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(5/5)

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



- Note 1. Total current flowing into VDD, EVDDD, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDD, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3. When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}_{\text{@1}} \text{ MHz to } 32 \text{ MHz}$

2.4 V \leq VDD \leq 5.5 V@1 MHz to 16 MHz

LS (low-speed main) mode: $$1.8~V \le V \mbox{DD} \le 5.5~V \ensuremath{\textcircled{@}1}$ MHz to 8 MHz

LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}_{@}1 \text{ MHz}$ to 4 MHz

- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
- **Remark 3.** fin: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C



- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- **Note 6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- **Note 8.** Current flowing during programming of the data flash.
- Note 9. Current flowing during self-programming.
- Note 10. For shift time to the SNOOZE mode, see 23.3.3 SNOOZE mode in the RL78/G14 User's Manual.
- **Note 11.** Current flowing only to the D/A converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IDAC when the D/A converter operates in an operation mode or the HALT mode.
- **Note 12.** Current flowing only to the comparator circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2, or IDD3 and ICMP when the comparator circuit is in operation.
- Note 13. A comparator and D/A converter are provided in products with 96 KB or more code flash memory.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fcLK: CPU/peripheral hardware clock frequency
- Remark 4. Temperature condition of the TYP. value is TA = 25°C



Minimum Instruction Execution Time during Main System Clock Operation

TCY vs VDD (HS (high-speed main) mode)



Supply voltage VDD [V]



RL78/G14

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

Parameter Symbo		Cor	nditions		h-speed mode	•	/-speed mode	LV (low- main)	-voltage mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	-
SCKp cycle time	tксү2	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V,$	24 MHz < fмск	14/fмск		—		—		ns
Note 1		$2.7~V \leq V_b \leq 4.0~V$	20 MHz < fmck \leq 24 MHz	12/fмск		—		—		ns
			$8 \text{ MHz} < \text{fmck} \le 20 \text{ MHz}$	10/fмск		—		—		ns
			$4 \text{ MHz} < \text{fmck} \le 8 \text{ MHz}$	8/fмск		16/fмск		_		ns
			fмск ≤ 4 MHz	6/fмск		10/fмск		10/fмск		ns
		$2.7~V \leq EV_{DD0} < 4.0~V,$	24 MHz < fмск	20/fмск		—		—		ns
		$2.3~V \leq V_b \leq 2.7~V$	20 MHz < fмск ≤ 24 MHz	16/fмск		—		—		ns
			16 MHz < fмск ≤ 20 MHz	14/fмск		—		—		ns
			$8 \text{ MHz} < \text{fmck} \le 16 \text{ MHz}$	12/fмск		—		—		ns
			$4 \text{ MHz} < \text{fmck} \le 8 \text{ MHz}$	8/fмск		16/fмск		—		ns
			fмск ≤ 4 MHz	6/fмск		10/fмск		10/fмск		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 3.3 \text{ V},$	24 MHz < fмск	48/fмск		—		—		ns
		1.6 V ≤ V _b ≤ 2.0 V Note 2	20 MHz < fмск ≤ 24 MHz	36/fмск		-		—		ns
		Note 2	16 MHz < fмск ≤ 20 MHz	32/fмск		-		—		ns
			$8 \text{ MHz} < \text{fmck} \le 16 \text{ MHz}$	26/fмск		-		—		ns
			$4 \text{ MHz} < \text{fmck} \le 8 \text{ MHz}$	16/fмск		16/fмск		—		ns
			fмск ≤ 4 MHz	10/fмск		10/fмск		10/fмск		ns
SCKp high-/ low-level width	tкн2, tк∟2	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}, 2$	$2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$	tксү2/2 - 12		tксү2/2 - 50		tксү2/2 - 50		ns
	-	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}, 2$	$2.3 \text{ V} \leq V_b \leq 2.7 \text{ V}$	tксү2/2 - 18		tксү2/2 - 50		tксү2/2 - 50		ns
		$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V}, $	$1.6 \text{ V} \leq V_b \leq 2.0 \text{ V} \text{ Note 2}$	tксү2/2 - 50		tксү2/2 - 50		tксү2/2 - 50		ns
SIp setup time (to SCKp↑) Note 3	tsık2	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}, 2$	$2.7~V \leq V_b \leq 4.0~V$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}, 2$	$2.3 \text{ V} \leq V_b \leq 2.7 \text{ V}$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V}, T$	$1.6 \text{ V} \leq V_b \leq 2.0 \text{ V} \text{ Note 2}$	1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
SIp hold time (from SCKp↑) Note 4	tĸsı2			1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
Delay time from SCKp↓ to SOp	tĸso2	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}, 2$ Cb = 30 pF, Rb = 1.4 kΩ	,		2/fмск + 120		2/fмск + 573		2/fмск + 573	ns
output ^{Note 5}		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}, 2$ C _b = 30 pF, R _b = 2.7 kΩ			2/fмск + 214		2/fмск + 573		2/fмск + 573	ns
		$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 3.3 \text{ V},$ $C_b = 30 \text{ pF}, \text{Rv} = 5.5 \text{ kG}$	1.6 V \leq Vb \leq 2.0 V Note 2,		2/fмск + 573		2/fмск + 573		2/fмск + 573	ns

(TA = -40 to +85°C	. 1.8 V < EVDD0 :	$= EVDD1 \leq VDD$	< 5.5 V. Vss = EV	SS0 = EVSS1 = 0 V)
		,		_ 010 1, 100 - 11	000 = 10001 = 0.07

(Notes, Caution, and Remarks are listed on the next page.)



3.2 Oscillator Characteristics

3.2.1 X1, XT1 characteristics

$(TA = -40 \text{ to } +105^{\circ}C, 2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Resonator	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) Note	Ceramic resonator/	$2.7~V \leq V \text{DD} \leq 5.5~V$	1.0		20.0	MHz
	crystal resonator	$2.4 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	1.0		16.0	
XT1 clock oscillation frequency (fxT) Note	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator in the RL78/G14 User's Manual.

3.2.2 On-chip oscillator characteristics

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V)

Oscillators	Parameters	Co	Conditions		TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fін			1		32	MHz
High-speed on-chip oscillator clock frequency		-20 to +85°C	$2.4~V \leq V \text{DD} \leq 5.5~V$	-1.0		+1.0	%
accuracy		-40 to -20°C	$2.4~V \leq V \text{DD} \leq 5.5~V$	-1.5		+1.5	%
		+85 to +105°C	$2.4~V \leq V \text{DD} \leq 5.5~V$	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Note 1. High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H) and bits 0 to 2 of the HOCODIV register.

Note 2. This only indicates the oscillator characteristics. Refer to AC Characteristics for instruction execution time.



Interrupt Request Input Timing INTPO to INTP11 Key Interrupt Input Timing KR0 to KR7 RESET Input Timing

RESET



(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

Parameter	Symbol	Conditions HS (high-speed main) mode		Unit		
				MIN.	MAX.	
Transfer rate		reception	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array}$		fмск/12 Note 1	bps
			Theoretical value of the maximum transfer rate f_{MCK} = f_{CLK} Note 3		2.6	Mbps
			$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$		fмск/12 Note 1	bps
			Theoretical value of the maximum transfer rate fmck = fclk Note 3		2.6	Mbps
	$2.4 V \le EV_{DD0} < 3.3 V,$ $1.6 V \le V_b \le 2.0 V$			f _{MCK} /12 Notes 1, 2	bps	
			Theoretical value of the maximum transfer rate f_{MCK} = f_{CLK} $^{Note\ 3}$		2.6	Mbps

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

```
Note 2. The following conditions are required for low voltage interface when EVDD0 < VDD.
```

 $2.4 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V}$: MAX. 1.3 Mbps

- **Note 3.** The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are: HS (high-speed main) mode: $32 \text{ MHz} (2.7 \text{ V} \le \text{VDD} \le 5.5 \text{ V})$
 - 16 MHz (2.4 V \leq VDD \leq 5.5 V)
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- Remark 1. Vb [V]: Communication line voltage
- **Remark 2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)
- Remark 3. fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

Remark 4. UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.



(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol	Conditions		HS (high-speed main) mode		Unit
				MIN.	MAX.	
Transfer rate		transmission	$\begin{array}{l} 4.0 \; V \leq E V_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V \end{array}$		Note 1	bps
			Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 1.4 k Ω , V_b = 2.7 V		2.6 Note 2	Mbps
			$2.7 V \le EV_{DD0} < 4.0 V,$ $2.3 V \le V_b \le 2.7 V$		Note 3	bps
		Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 2.7 k Ω , V_b = 2.3 V		1.2 Note 4	Mbps	
			$2.4 V \le EV_{DD0} < 3.3 V,$ $1.6 V \le V_b \le 2.0 V$		Note 5	bps
		Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 5.5 k Ω , V_b = 1.6 V		0.43 Note 6	Mbps	

Note 1. The smaller maximum transfer rate derived by using fMCK/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq EVDD0 \leq 5.5 V and 2.7 V \leq Vb \leq 4.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
Baud rate error (theoretical value) =
$$\frac{\frac{1}{Transfer rate \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{(\frac{1}{Transfer rate}) \times Number of transferred bits}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides

- Note 2.This value as an example is calculated when the conditions described in the "Conditions" column are met.Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- **Note 3.** The smaller maximum transfer rate derived by using fMck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EVDD0 < 4.0 V and 2.3 V \leq Vb \leq 2.7 V

Maximum transfer rate = -

$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$

1

al value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times 100 \,[\%]}$$

Baud rate error (theoretical value) =

* This value is the theoretical value of the relative difference between the transmission and reception sides

Note 4.This value as an example is calculated when the conditions described in the "Conditions" column are met.Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.

RENESAS

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)

Parameter	Symbol	Conditions	HS (high-speed main) mode		Unit
			MIN.	MAX.	
SIp setup time (to SCKp↓) ^{Note}	tsiкı		88		ns
		$\begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	88		ns
		$\label{eq:2.4} \begin{split} & 2.4 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V, \\ & C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	220		ns
SIp hold time (from SCKp↓) ^{Note}	tksi1		38		ns
		$\begin{split} & 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ & 2.3 \ V \leq V_b \leq 2.7 \ V, \\ & C_b = 30 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	38		ns
		$\label{eq:VDD0} \begin{split} & 2.4 \; V \leq \text{EV}_{\text{DD0}} < 3.3 \; \text{V}, \\ & 1.6 \; V \leq \text{V}_{\text{b}} \leq 2.0 \; \text{V}, \\ & \text{C}_{\text{b}} = 30 \; \text{pF}, \; \text{R}_{\text{b}} = 5.5 \; \text{k}\Omega \end{split}$	38		ns
Delay time from SCKp↑ to SOp output ^{Note}	tkso1			50	ns
		$\begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$		50	ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$		50	ns

Note When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

(Remarks are listed on the next page.)



Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.



CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





- Remark 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.
 Also, communication at different potential cannot be performed during clock synchronous serial communication with the slave select function.

4.8 64-pin products

R5F104LCAFA, R5F104LDAFA, R5F104LEAFA, R5F104LFAFA, R5F104LGAFA, R5F104LHAFA, R5F104LJAFA R5F104LCDFA, R5F104LDDFA, R5F104LEDFA, R5F104LFDFA, R5F104LGDFA, R5F104LHDFA, R5F104LJDFA R5F104LCGFA, R5F104LDGFA, R5F104LEGFA, R5F104LFGFA, R5F104LGGFA, R5F104LHGFA, R5F104LJGFA R5F104LKAFA, R5F104LLAFA

R5F104LKGFA, R5F104LLGFA



Each lead centerline is located within 0.13 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.



R5F104LCALA, R5F104LDALA, R5F104LEALA, R5F104LFALA, R5F104LGALA, R5F104LHALA, R5F104LJALA R5F104LKALA, R5F104LLALA

R5F104LCGLA,R5F104LDGLA, R5F104LEGLA, R5F104LFGLA, R5F104LGGLA, R5F104LHGLA, R5F104LJGLA R5F104LKGLA, R5F104LLGLA



© 2011 Renesas Electronics Corporation. All rights reserved.

RENESAS

R5F104MFAFA, R5F104MGAFA, R5F104MHAFA, R5F104MJAFA R5F104MFDFA, R5F104MGDFA, R5F104MHDFA, R5F104MJDFA R5F104MFGFA, R5F104MGGFA, R5F104MHGFA, R5F104MJGFA R5F104MKAFA, R5F104MLAFA R5F104MKGFA, R5F104MLGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP80-14x14-0.65	PLQP0080JB-E	P80GC-65-UBT-2	0.69



© 2012 Renesas Electronics Corporation. All rights reserved.



4.10 100-pin products

R5F104PFAFB, R5F104PGAFB, R5F104PHAFB, R5F104PJAFB R5F104PFDFB, R5F104PGDFB, R5F104PHDFB, R5F104PJDFB R5F104PFGFB, R5F104PGGFB, R5F104PHGFB, R5F104PJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP100-14x14-0.50	PLQP0100KE-A	P100GC-50-GBR-1	0.69



©2012 Renesas Electronics Corporation. All rights reserved.

