



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	64
Program Memory Size	192KB (192K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 17x8/10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104mhafa-x0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

• 32-pin plastic LQFP (7 × 7 mm, 0.8 mm pitch) P15/PCLBUZ1/SCK20/SCL20/TRDIOB0/(SDAA0) P16/TI01/T001/INTP5/TRDIOC0/IVREF0 Nois/(RxD0) P14/RxD2/SI20/SDA20/TRDIOD0/(SCLA0) P11/SI11/SDA11/TRDIOC1 P12/SO11/TRDIOB1/IVREF1 Note P13/TxD2/SO20/TRDIOA1/IVCMP1 Note P10/SCK11/SCL11/TRDIOD1 24 23 22 21 20 19 18 17 P147/ANI18/VCOUT1 Note O ► P51/INTP2/SO00/TxD0/TOOLTxD/TRGIOB P23/ANI3/ANO1 Note O 26 15 P50/INTP1/SI00/RxD0/TOOLRxD/SDA00/TRGIOA/(TRJO0) P22/ANI2/ANO0 Note O 27 14 -O P30/INTP3/SCK00/SCL00/TRJO0 RL78/G14 P21/ANI1/AVREFM O 28 13 -O P70 (Top View) 29 12 P20/ANI0/AVREFP ○ ► P31/TI03/T003/INTP4/PCLBUZ0/(TRJI00)

11

10

4 5 6 7 8

P122/X2/EXCLK
P121/X1
REGC
Vss (Vs)

-○ P62/SSI00

►○ P61/SDAA0 ►○ P60/SCLA0

**Note** Mounted on the 96 KB or more code flash memory products.

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu$ F).

30

31

2 3

Remark 1. For pin identification, see 1.4 Pin Identification.


P01/ANI16/TO00/RxD1/TRGCLKB/TRJIO0 O

P00/ANI17/TI00/TxD1/TRGCLKA/(TRJO0) O-P120/ANI19/VCOUT0 Note O-

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

## 1.3.9 80-pin products

- 80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch)
- 80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)




Note Mounted on the 384 KB or more code flash memory products.

- Caution 1. Make EVsso pin the same potential as Vss pin.
- Caution 2. Make VDD pin the potential that is higher than EVDD0 pin.
- Caution 3. Connect the REGC pin to Vss pin via a capacitor (0.47 to 1  $\mu\text{F}).$
- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD0 pins and connect the Vss and EVss0 pins to separate ground lines.
- Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

## 1.5 Block Diagram

# 1.5.1 **30-pin products**



**Note** Mounted on the 96 KB or more code flash memory products.

(2/2)

					(2/2)				
		44-pin	48-pin	52-pin	64-pin				
	Item	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx				
		(x = F  to  H, J)	(x = F  to  H, J)	(x = F  to  H, J)	(x = F  to  H, J)				
Clock output/buz	zer output	2	2	2	2				
		(Main system clock: • 256 Hz, 512 Hz, 1.02	<ul> <li>2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: fmain = 20 MHz operation)</li> <li>256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: fsub = 32.768 kHz operation)</li> </ul>						
8/10-bit resolutio	n A/D converter	10 channels	10 channels	12 channels	12 channels				
D/A converter		2 channels		ı	1				
Comparator		2 channels							
Serial interface  [44-pin products]  • CSI: 1 channel/UART (UART supporting LIN-bus): 1 channel  • CSI: 1 channel/UART: 1 channel/simplified I <sup>2</sup> C: 1 channel  • CSI: 2 channels/UART: 1 channel/simplified I <sup>2</sup> C: 2 channel  [48-pin, 52-pin products]  • CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel  • CSI: 1 channel/UART: 1 channel/simplified I <sup>2</sup> C: 1 channel  • CSI: 2 channels/UART: 1 channel/simplified I <sup>2</sup> C: 2 channel  [64-pin products]  • CSI: 2 channels/UART (UART supporting LIN-bus): 1 channel  • CSI: 2 channels/UART: 1 channel/simplified I <sup>2</sup> C: 2 channel  • CSI: 2 channels/UART: 1 channel/simplified I <sup>2</sup> C: 2 channel				<sup>2</sup> C: 1 channel I <sup>2</sup> C: 2 channels IN-bus): 1 channel/simp <sup>2</sup> C: 1 channel I <sup>2</sup> C: 2 channels IN-bus): 1 channel/simp I <sup>2</sup> C: 2 channels I <sup>2</sup> C: 2 channels	olified I <sup>2</sup> C: 2 channels olified I <sup>2</sup> C: 2 channels				
	I <sup>2</sup> C bus	1 channel	1 channel	1 channel	1 channel				
Data transfer cor	troller (DTC)	31 sources	31 sources 32 sources 33 sources						
Event link contro	ller (ELC)	Event input: 22 Event trigger output: 9							
Vectored inter-	Internal	24	24	24	24				
rupt sources	External	7	10	12	13				
Key interrupt	1	4	6	8	8				
Power-on-reset of	circuit	<ul> <li>Reset by RESET pin</li> <li>Internal reset by watchdog timer</li> <li>Internal reset by power-on-reset</li> <li>Internal reset by voltage detector</li> <li>Internal reset by illegal instruction execution Note</li> <li>Internal reset by RAM parity error</li> <li>Internal reset by illegal-memory access</li> <li>Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C)</li> <li>1.51 ±0.06 V (TA = -40 to +105°C)</li> <li>Power-down-reset: 1.50 ±0.04 V (TA = -40 to +85°C)</li> </ul>							
Voltage detector		1.63 V to 4.06 V (14 s	1.50 ±0.06 V (TA = -40 to +105°C)						
On-chip debug fu	ınction	Provided							
Power supply vol		VDD = 1.6 to 5.5 V (TA VDD = 2.4 to 5.5 V (TA	*						
Operating ambie	nt temperature		= -40 to +85°C (A: Consumer applications, D: Industrial applications), = -40 to +105°C (G: Industrial applications)						

**Note** The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

[80-pin, 100-pin products (code flash memory 96 KB to 256 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

		80-pin	100-pin				
	Item	R5F104Mx	R5F104Px				
		(x = F to H, J)	(x = F  to  H, J)				
Code flash me	emory (KB)	96 to 256	96 to 256				
Data flash me	mory (KB)	8	8				
RAM (KB)		12 to 24 Note	12 to 24 Note				
Address space	e	1 MB					
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main HS (high-speed main) mode: 1 to 20 MHz (V HS (high-speed main) mode: 1 to 16 MHz (V LS (low-speed main) mode: 1 to 8 MHz (VD LV (low-voltage main) mode: 1 to 4 MHz (VD	DD = 2.7 to 5.5 V), DD = 2.4 to 5.5 V), D = 1.8 to 5.5 V),				
	High-speed on-chip oscillator clock (fін)	HS (high-speed main) mode: 1 to 32 MHz (V HS (high-speed main) mode: 1 to 16 MHz (V LS (low-speed main) mode: 1 to 8 MHz (VD LV (low-voltage main) mode: 1 to 4 MHz (VD	DD = 2.4 to 5.5 V), D = 1.8 to 5.5 V),				
Subsystem clo	ock	XT1 (crystal) oscillation, external subsystem of	lock input (EXCLKS) 32.768 kHz				
Low-speed on	n-chip oscillator clock	15 kHz (TYP.): VDD = 1.6 to 5.5 V					
General-purpo	ose register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)					
Minimum instr	ruction execution time	0.03125 μs (High-speed on-chip oscillator clock: fiн = 32 MHz operation)					
		0.05 μs (High-speed system clock: fмx = 20 MHz operation)					
		30.5 μs (Subsystem clock: fsub = 32.768 kHz operation)					
Instruction set	t	<ul> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/logical operation (8/16</li> <li>Multiplication (8 bits × 8 bits, 16 bits × 16 bits</li> <li>Multiplication and Accumulation (16 bits × 16</li> <li>Rotate, barrel shift, and bit manipulation (Se</li> </ul>	s), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) 6 bits + 32 bits)				
I/O port	Total	74	92				
	CMOS I/O	64	82				
	CMOS input	5	5				
	CMOS output	1	1				
	N-ch open-drain I/O (6 V tolerance)	4	4				
Timer	16-bit timer	12 channels (TAU: 8 channels, Timer RJ: 1 channel, Timer	RD: 2 channels, Timer RG: 1 channel)				
	Watchdog timer	1 channel					
	Real-time clock (RTC)	1 channel					
	12-bit interval timer	1 channel					
	Timer output	Timer outputs: 18 channels PWM outputs: 12 channels					
RTC output  1 • 1 Hz (subsystem clock: fsub = 32.768 kHz)							

Note

In the case of the 24 KB, this is about 23 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/G14 User's Manual).

- $\textbf{Remark 1.} \ \ p: CSI \ number \ (p = 00, \, 01, \, 10, \, 11, \, 20, \, 21, \, 30, \, 31), \ m: \ Unit \ number \ (m = 0, \, 1), \\$ 
  - n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)
- Remark 2. fmck: Serial array unit operation clock frequency
  - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
  - n: Channel number (mn = 00 to 03, 10 to 13))

## 2.6 Analog Characteristics

#### 2.6.1 A/D converter characteristics

#### Classification of A/D converter characteristics

Reference Voltage Input channel	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = V <sub>DD</sub> Reference voltage (-) = V <sub>SS</sub>	Reference voltage (+) = V <sub>BGR</sub> Reference voltage (-)= AV <sub>REFM</sub>
ANI0 to ANI14	Refer to 2.6.1 (1).	Refer to 2.6.1 (3).	Refer to 2.6.1 (4).
ANI16 to ANI20	Refer to 2.6.1 (2).		
Internal reference voltage Temperature sensor output voltage	Refer to <b>2.6.1 (1)</b> .		_

(1) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage

(TA = -40 to +85°C, 1.6 V  $\leq$  AVREFP  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V)

Parameter	Symbol	Condition	ns	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error Note 1	AINL	10-bit resolution	1.8 V ≤ AVREFP ≤ 5.5 V		1.2	±3.5	LSB
		AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	1.6 V ≤ AVREFP ≤ 5.5 V Note 4		1.2	±7.0	LSB
Conversion time	tconv	10-bit resolution	3.6 V ≤ VDD ≤ 5.5 V	2.125		39	μs
		Target pin: ANI2 to ANI14	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	3.1875		39	μs
			1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V	17		39	μs
			1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V	57		95	μs
		10-bit resolution	3.6 V ≤ VDD ≤ 5.5 V	2.375		39	μs
		Target pin: Internal reference voltage, and temperature sensor output voltage	2.7 V ≤ VDD ≤ 5.5 V	3.5625		39	μs
		(HS (high-speed main) mode)	2.4 V ≤ VDD ≤ 5.5 V	17		39	μs
Zero-scale error Notes 1, 2	Ezs	10-bit resolution	1.8 V ≤ AVREFP ≤ 5.5 V			±0.25	%FSR
		AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	1.6 V ≤ AVREFP ≤ 5.5 V Note 4			±0.50	%FSR
Full-scale error Notes 1, 2	Ers	10-bit resolution	1.8 V ≤ AVREFP ≤ 5.5 V			±0.25	%FSR
		AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	1.6 V ≤ AVREFP ≤ 5.5 V Note 4			±0.50	%FSR
Integral linearity error Note 1	ILE	10-bit resolution	1.8 V ≤ AVREFP ≤ 5.5 V			±2.5	LSB
		AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	1.6 V ≤ AVREFP ≤ 5.5 V Note 4			±5.0	LSB
Differential linearity error Note 1	DLE	10-bit resolution	1.8 V ≤ AVREFP ≤ 5.5 V			±1.5	LSB
		AV <sub>REFP</sub> = V <sub>DD</sub> Note 3	1.6 V ≤ AVREFP ≤ 5.5 V Note 4			±2.0	LSB
Analog input voltage	Vain	ANI2 to ANI14	•	0		AVREFP	V
		Internal reference voltage (2.4 V ≤ VDD ≤ 5.5 V, HS (high-speed main) mode)		١	BGR Note	5	V
		Temperature sensor output voltage (2.4 V $\leq$ VDD $\leq$ 5.5 V, HS (high-speed m	VT	MPS25 Not	e 5	V	

Note 1. Excludes quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

**Note 3.** When AVREFP < VDD, the MAX. values are as follows.

Overall error: Add  $\pm 1.0$  LSB to the MAX. value when AVREFP = VDD. Zero-scale error/Full-scale error: Add  $\pm 0.05\%$ FSR to the MAX. value when AVREFP = VDD. Integral linearity error/ Differential linearity error: Add  $\pm 0.5$  LSB to the MAX. value when AVREFP = VDD.

Note 4. Values when the conversion time is set to 57  $\mu$ s (min.) and 95  $\mu$ s (max.).

Note 5. Refer to 2.6.2 Temperature sensor characteristics/internal reference voltage characteristic.




#### 2.7 RAM Data Retention Characteristics

#### $(TA = -40 \text{ to } +85^{\circ}C, Vss = 0V)$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.46 Note		5.5	V

**Note** The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset is effected, but RAM data is not retained when a POR reset is effected.



## 2.8 Flash Memory Programming Characteristics

## $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions MIN. TYP.		MAX.	Unit	
System clock frequency	fclk	1.8 V ≤ VDD ≤ 5.5 V	1		32	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years TA = 85°C	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 1 year TA = 25°C		1,000,000		
		Retained for 5 years TA = 85°C	100,000			
		Retained for 20 years TA = 85°C	10,000			

Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

## 2.9 Dedicated Flash Memory Programmer Communication (UART)

## (TA = -40 to +85°C, 1.8 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps


Note 2. When using flash memory programmer and Renesas Electronics self-programming library

**Note 3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

# 2.10 Timing of Entry to Flash Memory Programming Modes

(TA = -40 to +85°C, 1.8 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	tsu	POR and LVD reset must end before the external reset ends.	10			μs
How long the TOOL0 pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory)	thD	POR and LVD reset must end before the external reset ends.	1			ms




- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (POR and LVD reset must end before the external reset ends).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.


**Remark** tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.


tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends
thd: How long to keep the TOOL0 pin at the low level from when the external resets end
(excluding the processing time of the firmware to control the flash memory)

- Note 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator).

  The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- Note 6. Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- Note 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- Note 8. Current flowing during programming of the data flash.
- Note 9. Current flowing during self-programming.
- Note 10. For shift time to the SNOOZE mode, see 23.3.3 SNOOZE mode in the RL78/G14 User's Manual.
- Note 11. Current flowing only to the D/A converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IDAC when the D/A converter operates in an operation mode or the HALT mode.
- Note 12. Current flowing only to the comparator circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2, or IDD3 and ICMP when the comparator circuit is in operation.
- Note 13. A comparator and D/A converter are provided in products with 96 KB or more code flash memory.
- Remark 1. fil: Low-speed on-chip oscillator clock frequency
- Remark 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 3. fclk: CPU/peripheral hardware clock frequency
- Remark 4. Temperature condition of the TYP. value is TA = 25°C








# (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

•		· · · · · · · · · · · · · · · · · · ·				
Parameter	Symbol	Conditions		HS (high-sր mo		Unit
				MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	2.7 V ≤ EVDD0 ≤ 5.5 V	250		ns
			2.4 V ≤ EV <sub>DD0</sub> ≤ 5.5 V	500		ns
SCKp high-/low-level width	tkH1, tkL1	4.0 V ≤ EV <sub>DD0</sub> :	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V			ns
		2.7 V ≤ EVDD0 :	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V			ns
		2.4 V ≤ EVDD0 ≤ 5.5 V		tkcy1/2 - 76		ns
SIp setup time (to SCKp↑) Note 1	tsıĸ1	tsiк1 4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V		66		ns
		2.7 V ≤ EV <sub>DD0</sub> :	2.7 V ≤ EV <sub>DD0</sub> ≤ 5.5 V			ns
		2.4 V ≤ EVDD0 :	≤ 5.5 V	113		ns
SIp hold time (from SCKp↑) Note 2	tksıı			38		ns
Delay time from SCKp↓ to SOp output Note 3	tkso1	C = 30 pF Note	4		50	ns
	- 1	-1				


- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)
- Remark 2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

#### CSI mode connection diagram (during communication at different potential




- **Remark 5.** Rb[ $\Omega$ ]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage
- **Remark 6.** p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)
- Remark 7. fmck: Serial array unit operation clock frequency
  (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,
  n: Channel number (mn = 00))
- Remark 8. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)




# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)




Remark 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)

Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

#### Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



## Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



Remark 1.  $R_b[\Omega]$ : Communication line (SDAr, SCLr) pull-up resistance,  $C_b[F]$ : Communication line (SDAr, SCLr) load capacitance,  $V_b[V]$ : Communication line voltage

**Remark 2.** r: IIC number (r = 00, 01, 10, 11, 20, 30, 31), g: PIM, POM number (g = 0, 1, 3 to 5, 14)

Remark 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0, 1),

n: Channel number (n = 0, 2), mn = 00, 01, 02, 10, 12, 13)

#### 3.5.2 Serial interface IICA

(TA = -40 to +105°C, 2.4 V  $\leq$  EVDD0 = EVDD1  $\leq$  VDD  $\leq$  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Conditions	HS	HS (high-speed main) mode			Unit		
			Standard mode		node Fast m		Fast mode		
			MIN.	MAX.	MIN.	MAX.			
SCLA0 clock frequency	fscL	Fast mode: fcLk ≥ 3.5 MHz	_	_	0	400	kHz		
		Standard mode: fcLκ ≥ 1 MHz	0	100	_	_	kHz		
Setup time of restart condition	tsu: sta		4.7		0.6		μs		
Hold time Note 1	thd: sta		4.0		0.6		μs		
Hold time when SCLA0 = "L"	tLow		4.7		1.3		μs		
Hold time when SCLA0 = "H"	thigh		4.0		0.6		μs		
Data setup time (reception)	tsu: dat		250		100		ns		
Data hold time (transmission) Note 2	thd: dat		0	3.45	0	0.9	μs		
Setup time of stop condition	tsu: sto		4.0		0.6		μs		
Bus-free time	tbuf		4.7		1.3		μs		

**Note 1.** The first clock pulse is generated after this period when the start/restart condition is detected.


Note 2. The maximum value (MAX.) of thd: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode:  $C_b$  = 400 pF,  $R_b$  = 2.7 k $\Omega$ Fast mode:  $C_b$  = 320 pF,  $R_b$  = 1.1 k $\Omega$ 

### **IICA** serial transfer timing




Remark n = 0, 1

#### 3.7 RAM Data Retention Characteristics

#### $(TA = -40 \text{ to } +105^{\circ}\text{C}, Vss = 0V)$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.44 Note		5.5	V

**Note** The value depends on the POR detection voltage. When the voltage drops, the RAM data is retained before a POR reset is effected, but RAM data is not retained when a POR reset is effected.



## 3.8 Flash Memory Programming Characteristics

## $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fclk	$2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$	1		32	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years T <sub>A</sub> = 85°C Note 4	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 1 year TA = 25°C		1,000,000		
		Retained for 5 years  TA = 85°C Note 4	100,000			
		Retained for 20 years TA = 85°C Note 4	10,000			

- Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
- Note 2. When using flash memory programmer and Renesas Electronics self-programming library
- **Note 3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
- **Note 4.** This temperature is the average value at which data are retained.

# 3.9 Dedicated Flash Memory Programmer Communication (UART)

## (TA = -40 to +105°C, 2.4 V $\leq$ EVDD0 = EVDD1 $\leq$ VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps

R5F104LCAFB, R5F104LDAFB, R5F104LEAFB, R5F104LFAFB, R5F104LGAFB, R5F104LHAFB, R5F104LJAFB

R5F104LCDFB, R5F104LDDFB, R5F104LEDFB, R5F104LFDFB, R5F104LGDFB, R5F104LHDFB, R5F104LJDFB

R5F104LCGFB, R5F104LDGFB, R5F104LEGFB, R5F104LFGFB, R5F104LGGFB, R5F104LHGFB, R5F104LJGFB

	JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.)	[g]
	P-LFQFP64-10x10-0.50	PLQP0064KF-A	P64GB-50-UEU-2	0.35	
	HD		-		
	D	33		detail of le	ead end
	49	32		0	c A3
	64	17		→ L1 -	
	1	16		HD HE	10.00±0.20 12.00±0.20 12.00±0.20
-	ZD • b •	x (M) S	A¬	A A1 A2 A3	1.60 MAX. 0.10±0.05 1.40±0.05 0.25
Œ			A2 7	b	0.22±0.05 0.145 +0.055 0.50 0.60±0.15 1.00±0.20
<u>リ</u>	y s	<del> </del>	A1	θ   e   x	3°+5° -3° 0.50

 $\bigcirc$  2012 Renesas Electronics Corporation. All rights reserved.

0.08

1.25

1.25

ZD

ZE


NOTE

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.


ZE

R5F104MFAFA, R5F104MGAFA, R5F104MHAFA, R5F104MJAFA R5F104MFDFA, R5F104MGDFA, R5F104MHDFA, R5F104MJDFA R5F104MFGFA, R5F104MGGFA, R5F104MHGFA, R5F104MJGFA R5F104MKAFA, R5F104MLAFA R5F104MKGFA, R5F104MLGFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP80-14x14-0.65	PLQP0080JB-E	P80GC-65-UBT-2	0.69



y S



detail of lead end

Referance	Dimension in Millimeters			
Symbol	Min	Nom	Max	
D	13.80	14.00	14.20	
Е	13.80	14.00	14.20	
HD	17.00	17.20	17.40	
HE	17.00	17.20	17.40	
Α			1.70	
A1	0.05	0.125	0.20	
A2	1.35	1.40	1.45	
A3		0.25		
bp	0.26	0.32	0.38	
С	0.10	0.145	0.20	
L		0.80		
Lp	0.736	0.886	1.036	
L1	1.40	1.60	1.80	
θ	0°	3°	8°	
е		0.65		
х			0.13	
у			0.10	
ZD	_	0.825		
ZE		0.825		

© 2012 Renesas Electronics Corporation. All rights reserved.

R5F104PKAFB, R5F104PLAFB R5F104PKGFB, R5F104PLGFB

