

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	64
Program Memory Size	384KB (384K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 17x8/10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104mkgfa-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


(2/5)

Pin count	Package	Fields of Application Note	Ordering Part Number
40 pins	40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch)	A	R5F104EAANA#U0, R5F104ECANA#U0, R5F104EDANA#U0, R5F104EEANA#U0, R5F104EFANA#U0, R5F104EFANA#U0, R5F104EANA#U0 R5F104EANA#W0, R5F104ECANA#W0, R5F104EDANA#W0, R5F104EEANA#W0, R5F104EFANA#W0, R5F104EGANA#W0, R5F104EHANA#W0
		D	R5F104EADNA#U0, R5F104ECDNA#U0, R5F104EDNA#U0, R5F104EEDNA#U0, R5F104EFDNA#U0, R5F104EFDNA#U0, R5F104EDNA#U0, R5F104EDNA#W0, R5F104EDNA#W0, R5F104EDNA#W0, R5F104EDNA#W0, R5F104EDNA#W0, R5F104EDNA#W0, R5F104EDNA#W0
		G	R5F104EAGNA#U0, R5F104ECGNA#U0, R5F104EDGNA#U0, R5F104EEGNA#U0, R5F104EFGNA#U0, R5F104EGGNA#U0, R5F104EHGNA#U0 R5F104EAGNA#W0, R5F104ECGNA#W0, R5F104EDGNA#W0, R5F104EEGNA#W0, R5F104EFGNA#W0
44 pins	44-pin plastic LQFP (10 × 10, 0.8 mm pitch)	A	R5F104FAAFP#V0, R5F104FCAFP#V0, R5F104FDAFP#V0, R5F104FEAFP#V0, R5F104FFAFP#V0, R5F104FGAFP#V0, R5F104FHAFP#V0, R5F104FJAFP#V0 R5F104FAAFP#X0, R5F104FCAFP#X0, R5F104FDAFP#X0, R5F104FEAFP#X0, R5F104FFAFP#X0, R5F104FGAFP#X0, R5F104FHAFP#X0, R5F104FJAFP#X0
		D	R5F104FADFP#V0, R5F104FCDFP#V0, R5F104FDFP#V0, R5F104FEDFP#V0, R5F104FFDFP#V0, R5F104FFDFP#V0, R5F104FDFP#V0, R5F104FDFP#V0, R5F104FDFP#V0, R5F104FDFP#X0, R5F104FDFP#X0, R5F104FDFP#X0, R5F104FDFP#X0, R5F104FDFP#X0, R5F104FDFP#X0, R5F104FDFP#X0, R5F104FDFP#X0
		G	R5F104FAGFP#V0, R5F104FCGFP#V0, R5F104FDGFP#V0, R5F104FEGFP#V0, R5F104FFGFP#V0, R5F104FGGFP#V0, R5F104FHGFP#V0, R5F104FJGFP#V0 R5F104FAGFP#X0, R5F104FCGFP#X0, R5F104FDGFP#X0, R5F104FEGFP#X0, R5F104FFGFP#X0, R5F104FGGFP#X0, R5F104FHGFP#X0, R5F104FJGFP#X0

Note For the fields of application, refer to Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G14.


Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.5.6 **48-pin products**




Note Mounted on the 96 KB or more code flash memory products.

1.5.7 52-pin products



Note Mounted on the 96 KB or more code flash memory products.

1.5.10 100-pin products



[44-pin, 48-pin, 52-pin, 64-pin products (code flash memory 96 KB to 256 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

					(1/2)			
		44-pin	48-pin	52-pin	64-pin			
	Item	R5F104Fx	R5F104Gx	R5F104Jx	R5F104Lx			
		(x = F to H, J)	(x = F to H, J)	(x = F to H, J)	(x = F to H, J)			
Code flash me	mory (KB)	96 to 256	96 to 256	96 to 256	96 to 256			
Data flash mer	mory (KB)	8	8	8	8			
RAM (KB)		12 to 24 Note	12 to 24 Note	12 to 24 Note	12 to 24 Note			
Address space	;	1 MB						
Main system clock	High-speed system clock	HS (high-speed main) HS (high-speed main) LS (low-speed main) n	scillation, external main mode: 1 to 20 MHz (V mode: 1 to 16 MHz (V node: 1 to 8 MHz (VD mode: 1 to 4 MHz (VD	DD = 2.7 to 5.5 V), DD = 2.4 to 5.5 V), DD = 1.8 to 5.5 V),	CCLK)			
	High-speed on-chip oscillator clock (fiH) HS (high-speed main) mode: 1 to 32 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), LS (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) mode: 1 to 4 MHz (VDD = 1.6 to 5.5 V)							
Subsystem clo	ck	XT1 (crystal) oscillatio	n, external subsystem o	clock input (EXCLKS) 3	2.768 kHz			
Low-speed on-	-chip oscillator clock	15 kHz (TYP.): V _{DD} = 1	1.6 to 5.5 V					
General-purpo	se register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)						
Minimum instru	uction execution time	0.03125 μs (High-spee	ed on-chip oscillator clo	ck: fін = 32 MHz operat	ion)			
		0.05 μs (High-speed system clock: fмx = 20 MHz operation)						
		30.5 μs (Subsystem cl	ock: fsuв = 32.768 kHz	operation)				
Instruction set		 Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) Multiplication and Accumulation (16 bits × 16 bits + 32 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 						
I/O port	Total	40	44	48	58			
	CMOS I/O	31	34	38	48			
	CMOS input	5	5	5	5			
	CMOS output	_	1	1	1			
	N-ch open-drain I/O (6 V tolerance)	4	4	4	4			
Timer	16-bit timer	8 channels (TAU: 4 channels, Tim	er RJ: 1 channel, Timer	RD: 2 channels, Timer	RG: 1 channel)			
	Watchdog timer	1 channel						
	Real-time clock (RTC)	1 channel						
	12-bit interval timer	1 channel						
	Timer output	Timer outputs: 14 channels PWM outputs: 9 channels						
		1 • 1 Hz (subsystem clock: fsuB = 32.768 kHz)						

(Note is listed on the next page.)

Note

The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xL (x = G, L, M, P): Start address F3F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

(2/2)

		<u> </u>	(2/2)			
		48-pin	64-pin			
Item		R5F104Gx	R5F104Lx			
		(x = K, L)	(x = K, L)			
Clock output/buzzer outp	ut	2	2			
		• 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz				
		(Main system clock: fmain = 20 MHz operation)				
		• 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.09				
		(Subsystem clock: fsub = 32.768 kHz operation	· 			
8/10-bit resolution A/D co	nverter	10 channels	12 channels			
D/A converter		2 channels				
Comparator		2 channels				
Serial interface		[48-pin products]				
		CSI: 2 channels/UART (UART supporting LI	N-bus): 1 channel/simplified I ² C: 2 channels			
		CSI: 1 channel/UART: 1 channel/simplified I				
		CSI: 2 channels/UART: 1 channel/simplified	I ² C: 2 channels			
		[64-pin products]	_			
		CSI: 2 channels/UART (UART supporting LI	•			
		CSI: 2 channels/UART: 1 channel/simplified I ² C: 2 channels				
		CSI: 2 channels/UART: 1 channel/simplified				
	I ² C bus	1 channel	1 channel			
Data transfer controller (I	OTC)	32 sources 33 sources				
Event link controller (ELC	;)	Event input: 22				
		Event trigger output: 9				
Vectored interrupt	Internal	24	24			
sources	External	10	13			
Key interrupt	1.	6	8			
Reset		Reset by RESET pin				
		Internal reset by watchdog timer				
		Internal reset by power-on-reset				
		Internal reset by voltage detector				
		Internal reset by illegal instruction execution	Note			
		Internal reset by RAM parity error				
		Internal reset by illegal-memory access				
Power-on-reset circuit		• Power-on-reset: 1.51 ±0.04 V (TA = -40 to +85°C)				
		1.51 ± 0.06 V (TA = -40 • Power-down-reset: 1.50 ± 0.04 V (TA = -40	,			
		Power-down-reset: 1.50 ± 0.04 V (TA = -40 to +85°C) 1.50 ± 0.06 V (TA = -40 to +105°C)				
Voltage detector		1.63 V to 4.06 V (14 stages)				
On-chip debug function		Provided				
Power supply voltage						
Fower supply voltage		$V_{DD} = 1.6 \text{ to } 5.5 \text{ V (Ta} = -40 \text{ to } +85^{\circ}\text{C})$ $V_{DD} = 2.4 \text{ to } 5.5 \text{ V (Ta} = -40 \text{ to } +105^{\circ}\text{C})$				
Operating ambient tempe	rature	VDD = 2.4 to 5.5 V (1A = -40 to +105°C) TA = -40 to +85°C (A: Consumer applications, D: Industrial applications),				
Operating ambient tempe	rature	TA = -40 to +85 °C (A. Consumer applications; TA = -40 to +105 °C (G: Industrial applications)				
		10 to 1100 0 (O. madotrial applications				

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution is not issued by emulation with the in-circuit emulator or on-chip debug emulator.

- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$

 $2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V@1 MHz}$ to 16 MHz

LS (low-speed main) mode: 1.8 V \leq VDD \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq VDD \leq 5.5 V@1 MHz to 4 MHz

- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)

 Remark 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products (TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit	
Supply	IDD1	Operat-	HS (high-speed main)	fHOCO = 64 MHz,	Basic	V _{DD} = 5.0 V		2.6		mA	
current Note 1		ing mode	mode Note 5	f _{IH} = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.6			
Note 1				fносо = 32 MHz,	Basic	V _{DD} = 5.0 V		2.3			
	fiH = 3.	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		2.3					
			HS (high-speed main)	fHOCO = 64 MHz,	Normal	V _{DD} = 5.0 V		5.4	10.2	mA	
			mode Note 5	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		5.4	10.2		
				fHOCO = 32 MHz,	Normal	V _{DD} = 5.0 V		5.0	9.6		
			f_{IH} = 32 MHz $^{\text{Note 3}}$ operation f_{HOCO} = 48 MHz, Normal	fih = 32 MHz Note 3	operation	V _{DD} = 3.0 V		5.0	9.6		
				V _{DD} = 5.0 V		4.2	7.8				
				fih = 24 MHz Note 3	operation	V _{DD} = 3.0 V		4.2	7.8		
				fhoco = 24 MHz,	Normal	V _{DD} = 5.0 V		4.0	7.4		
				f _{IH} = 24 MHz Note 3 operation	V _{DD} = 3.0 V		4.0	7.4			
				fHOCO = 16 MHz,	Normal	V _{DD} = 5.0 V		3.0	5.3		
				fin = 16 MHz Note 3	operation	V _{DD} = 3.0 V		3.0	5.3		
			LS (low-speed main)	fHOCO = 8 MHz,	Normal	V _{DD} = 3.0 V		1.4	2.3	mA	
		mode Note 5 fin = 8 MHz	fih = 8 MHz Note 3	operation	V _{DD} = 2.0 V		1.4	2.3			
		LV (low-voltage i	LV (low-voltage main)	fHOCO = 4 MHz,	Normal	V _{DD} = 3.0 V		1.3	1.9	mA	
			mode Note 5	fiH = 4 MHz Note 3	operation	V _{DD} = 2.0 V		1.3	1.9		
			mode Note 5	, , ,	f _{MX} = 20 MHz Note 2,	Normal	Square wave input		3.4	6.2	mA
				V _{DD} = 5.0 V	operation	Resonator connection		3.6	6.4		
				f _{MX} = 20 MHz Note 2, Norm	Normal	Square wave input		3.4	6.2		
			V _{DD} = 3.0 V ope	operation	Resonator connection		3.6	6.4			
					f _{MX} = 10 MHz Note 2,	Normal	Square wave input		2.1	3.6	1
				V _{DD} = 5.0 V	operation	Resonator connection		2.2	3.7		
				f _{MX} = 10 MHz Note 2,	Normal	Square wave input		2.1	3.6		
				V _{DD} = 3.0 V	operation	Resonator connection		2.2	3.7		
			LS (low-speed main)	f _{MX} = 8 MHz Note 2,	Normal	Square wave input		1.2	2.2	mA	
			mode Note 5	V _{DD} = 3.0 V	operation	Resonator connection		1.2	2.3		
				f _{MX} = 8 MHz Note 2,	Normal	Square wave input		1.2	2.2		
				V _{DD} = 2.0 V	operation	Resonator connection		1.2	2.3		
			Subsystem clock	fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.9	7.1	μА	
			operation	Ta = -40°C	operation	Resonator connection		4.9	7.1		
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		4.9	7.1		
		TA = +25°C	operation	Resonator connection		4.9	7.1				
		fsub = 32.768 kHz Note 4 TA = +50°C fsub = 32.768 kHz Note 4	fsuB = 32.768 kHz Note 4	Normal	Square wave input		5.1	8.8			
			operation	Resonator connection		5.1	8.8				
			Normal	Square wave input		5.5	10.5				
			operation	Resonator connection		5.5	10.5				
				fsuB = 32.768 kHz Note 4	Normal	Square wave input		6.5	14.5		
				T _A = +85°C	operation	Resonator connection		6.5	14.5		

(Notes and Remarks are listed on the next page.)

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Items	Symbol	Condition	ons	MIN.	TYP.	MAX.	Unit
Timer RD input high-level width, low-level width	tтdiн, tтdil	TRDIOA0, TRDIOA1, TRDIOE TRDIOC0, TRDIOC1, TRDIO	3/fclk			ns	
Timer RD forced cutoff signal	ttdsil	P130/INTP0	P130/INTP0 2MHz < fclk ≤ 32 MHz				μs
input low-level width			fclk ≤ 2 MHz	1/fclk + 1			
Timer RG input high-level	tтgін,	TRGIOA, TRGIOB		2.5/fclk			ns
width, low-level width	ttgil						
TO00 to TO03,	fто	HS (high-speed main) mode	$4.0 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}$			16	MHz
TO10 to TO13, TRJI00, TRJ00,			$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			8	MHz
TRDIOA0, TRDIOA1,			$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V}$			4	MHz
TRDIOB0, TRDIOB1,			1.6 V ≤ EVDD0 < 1.8 V			2	MHz
TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, TRGIOA, TRGIOB output frequency		LS (low-speed main) mode	1.8 V ≤ EVDD0 ≤ 5.5 V			4	MHz
			1.6 V ≤ EVDD0 < 1.8 V			2	MHz
		LV (low-voltage main) mode	1.6 V ≤ EVDD0 ≤ 5.5 V			2	MHz
PCLBUZ0, PCLBUZ1 output	fPCL	HS (high-speed main) mode	$4.0 \text{ V} \leq \text{EVDD0} \leq 5.5 \text{ V}$			16	MHz
frequency			2.7 V ≤ EV _{DD0} < 4.0 V			8	MHz
			1.8 V ≤ EVDD0 < 2.7 V			4	MHz
			1.6 V ≤ EVDD0 < 1.8 V			2	MHz
		LS (low-speed main) mode	1.8 V ≤ EVDD0 ≤ 5.5 V			4	MHz
			1.6 V ≤ EV _{DD0} < 1.8 V			2	MHz
		LV (low-voltage main) mode	1.8 V ≤ EVDD0 ≤ 5.5 V			4	MHz
			1.6 V ≤ EV _{DD0} < 1.8 V			2	MHz
Interrupt input high-level	tinth,	INTP0	$1.6 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	1			μs
width, low-level width	tintl	INTP1 to INTP11	1.6 V ≤ EVDD0 ≤ 5.5 V	1			μs
Key interrupt input low-level	tkr	KR0 to KR7	1.8 V ≤ EVDD0 ≤ 5.5 V	250			ns
width			1.6 V ≤ EVDD0 < 1.8 V	1			μs
RESET low-level width	trsl			10			μs

(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

(TA = -40 to +85°C, 1.8 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter	Symbol	Cor	nditions	, ,	h-speed mode		r-speed mode		-voltage mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkCY2	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$	24 MHz < fmck	14/fмск		_		_		ns
Note 1		$2.7~V \leq V_b \leq 4.0~V$	20 MHz < fмcк ≤ 24 MHz	12/fмск		_		_		ns
			8 MHz < fмcк ≤ 20 MHz	10/fмск		_		_		ns
			4 MHz < fмcк ≤ 8 MHz	8/fмск		16/fмск		_		ns
			fмcк ≤ 4 MHz	6/fмск		10/fмск		10/fмск		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$	24 MHz < fmck	20/fмск		_		_		ns
		2.3 V ≤ V _b ≤ 2.7 V	20 MHz < fмcк ≤ 24 MHz	16/fмск		_		_		ns
			16 MHz < fмcк ≤ 20 MHz	14/fмск		_		_		ns
			8 MHz < fмcк ≤ 16 MHz	12/fмск		_		_		ns
			4 MHz < fмcк ≤ 8 MHz	8/fмск		16/fмск		_		ns
			fмcк ≤ 4 MHz	6/fмск		10/fмск		10/fмск		ns
	$\begin{array}{c} 1.8 \ V \leq EV \text{DDO} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \\ \text{Note 2} \end{array}$		24 MHz < fmck	48/fмск		_		_		ns
			20 MHz < fмcк ≤ 24 MHz	36/fмск		_		_		ns
		Note 2	16 MHz < fмcк ≤ 20 MHz	32/fмск		_		_		ns
			8 MHz < fмcк ≤ 16 MHz	26/fмск		_		_		ns
		4 MHz < fмcк ≤ 8 MHz	16/fмск		16/fмск		_		ns	
		fмcк ≤ 4 MHz	10/fмск		10/fмск		10/fмск		ns	
SCKp high-/ low-level width	tĸH2, tĸL2	4.0 V ≤ EVDD0 ≤ 5.5 V, 2	2.7 V ≤ V _b ≤ 4.0 V	tксү2/2 - 12		tkcy2/2 - 50		tксү2/2 - 50		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2	$2.3~V \leq V_b \leq 2.7~V$	tксү2/2 - 18		tkcy2/2 - 50		tксү2/2 - 50		ns
		1.8 V ≤ EVDD0 < 3.3 V,	$1.6 \text{ V} \leq \text{V}_b \leq 2.0 \text{ V Note 2}$	tксү2/2 - 50		tkcy2/2 - 50		tксү2/2 - 50		ns
SIp setup time (to SCKp↑) Note 3	tsık2	4.0 V ≤ EVDD0 ≤ 5.5 V, 2	$2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V}$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2	$2.3~V \leq V_b \leq 2.7~V$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		1.8 V ≤ EVDD0 < 3.3 V,	$1.6~\text{V} \leq \text{V}_\text{b} \leq 2.0~\text{V}~\text{Note}~2$	1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
SIp hold time (from SCKp↑) Note 4	tksi2			1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
Delay time from SCKp↓ to SOp	tkso2	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}, \Omega$ Cb = 30 pF, Rb = 1.4 k Ω			2/fмск + 120		2/fмск + 573		2/fмск + 573	ns
output Note 5		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \Omega$ Cb = 30 pF, Rb = 2.7 k Ω			2/fмск + 214		2/fмск + 573		2/fмск + 573	ns
		1.8 V ≤ EV _{DD0} < 3.3 V, C _b = 30 pF, Rv = 5.5 kΩ	$1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V} \text{ Note 2},$		2/fмск + 573		2/fмск + 573		2/fмск + 573	ns

 $(\textbf{Notes},\,\textbf{Caution},\, \text{and}\,\, \textbf{Remarks}$ are listed on the next page.)

(1) I²C standard mode

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Parameter	Symbol	Conditions	HS (high-speed main) mode			peed main) ode	LV (low-voltage main) mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu: dat	2.7 V ≤ EVDD0 ≤ 5.5 V	250		250		250		ns
		1.8 V ≤ EVDD0 ≤ 5.5 V	250		250		250		ns
		1.7 V ≤ EVDD0 ≤ 5.5 V	250		250		250		ns
		1.6 V ≤ EVDD0 ≤ 5.5 V	-	_	250		250		ns
Data hold time (transmission)	thd: dat	2.7 V ≤ EVDD0 ≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
Note 2		1.8 V ≤ EVDD0 ≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
		1.7 V ≤ EV _{DD0} ≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
		1.6 V ≤ EVDD0 ≤ 5.5 V	-	_	0	3.45	0	3.45	μs
Setup time of stop condition	tsu: sто	2.7 V ≤ EVDD0 ≤ 5.5 V	4.0		4.0		4.0		μs
		1.8 V ≤ EVDD0 ≤ 5.5 V	4.0		4.0		4.0		μs
		1.7 V ≤ EVDD0 ≤ 5.5 V	4.0		4.0		4.0		μs
		1.6 V ≤ EVDD0 ≤ 5.5 V	-	_	4.0		4.0		μs
Bus-free time	tbur	2.7 V ≤ EVDD0 ≤ 5.5 V	4.7		4.7		4.7		μs
		1.8 V ≤ EVDD0 ≤ 5.5 V	4.7		4.7		4.7		μs
		1.7 V ≤ EVDD0 ≤ 5.5 V	4.7		4.7		4.7		μs
		1.6 V ≤ EVDD0 ≤ 5.5 V	-	_	4.7		4.7		μs

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of thD: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.


Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C_b = 400 pF, R_b = 2.7 $k\Omega$

2.10 Timing of Entry to Flash Memory Programming Modes

(TA = -40 to +85°C, 1.8 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
How long from when an external reset ends until the initial communication settings are specified	tsuinit	POR and LVD reset must end before the external reset ends.			100	ms
How long from when the TOOL0 pin is placed at the low level until an external reset ends	tsu	POR and LVD reset must end before the external reset ends.	10			μs
How long the TOOL0 pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory)	thD	POR and LVD reset must end before the external reset ends.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (POR and LVD reset must end before the external reset ends).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.

tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends
thd: How long to keep the TOOL0 pin at the low level from when the external resets end
(excluding the processing time of the firmware to control the flash memory)

3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = -40 to +105°C)

This chapter describes the following electrical specifications.

Target products G: Industrial applications T_A = -40 to +105°C

R5F104xxGxx

- Caution 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
- Caution 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
- Caution 3. The pins mounted depend on the product. Refer to 2.1 Port Functions to 2.2.1 Functions for each product in the RL78/G14 User's Manual.
- Caution 4. Please contact Renesas Electronics sales office for derating of operation under TA = +85 to +105°C.

 Derating is the systematic reduction of load for the sake of improved reliability.
- Remark When RL78/G14 is used in the range of T_A = -40 to +85°C, see **2. ELECTRICAL SPECIFICATIONS (T_A = -40 to +85°C)**.

Absolute Maximum Ratings

(2/2)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	-40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	-70	mA
		-170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	-100	mA
	Іон2	Per pin	P20 to P27, P150 to P156	-0.5	mA
		Total of all pins		-2	mA
Output current, low IoL1		Per pin	P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P130, P140 to P147	40	mA
		Total of all pins	P00 to P04, P40 to P47, P102, P120, P130, P140 to P145	70	mA
		170 mA	P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P100, P101, P110, P111, P146, P147	100	mA
	IOL2	Per pin	P20 to P27, P150 to P156	1	mA
		Total of all pins		5	mA
Operating ambient	TA	In normal c	pperation mode	-40 to +105	°C
temperature		In flash me	mory programming mode		
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter.

That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Note 1. Total current flowing into VDD, EVDDO, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO, and EVDD1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- **Note 7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$

 $2.4 \text{ V} \le \text{VDD} \le 5.5 \text{ V} \bigcirc 1 \text{ MHz to } 16 \text{ MHz}$

- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHOCO: High-speed on-chip oscillator clock frequency (64 MHz max.)
- Remark 3. fin: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C


(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) (TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions		Symbol Conditions		HS (high-speed main) mode		Unit	
			MIN. N		MAX.				
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	2.7 V ≤ EVDD0 ≤ 5.5 V	250		ns			
			2.4 V ≤ EV _{DD0} ≤ 5.5 V	500		ns			
SCKp high-/low-level width	tkH1, tkL1	4.0 V ≤ EV _{DD0} ≤ 5.5 V		tkcy1/2 - 24		ns			
		2.7 V ≤ EVDD0 ≤ 5.5 V		tkcy1/2 - 36		ns			
		2.4 V ≤ EV _{DD0} ≤ 5.5 V		tkcy1/2 - 76		ns			
SIp setup time (to SCKp↑) Note 1	tsık1	4.0 V ≤ EV _{DD0} :	4.0 V ≤ EV _{DD0} ≤ 5.5 V			ns			
		2.7 V ≤ EV _{DD0} ≤ 5.5 V		66		ns			
		2.4 V ≤ EV _{DD0} :	≤ 5.5 V	113		ns			
SIp hold time (from SCKp↑) Note 2	tksi1			38		ns			
Delay time from SCKp↓ to SOp output Note 3	tkso1	C = 30 pF Note	4		50	ns			


- Note 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Note 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **Note 4.** C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).
- **Remark 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM number (g = 0, 1, 3 to 5, 14)
- Remark 2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

R5F104LCAFP, R5F104LDAFP, R5F104LEAFP, R5F104LFAFP, R5F104LGAFP, R5F104LHAFP, R5F104LJAFP R5F104LCDFP, R5F104LDDFP, R5F104LEDFP, R5F104LFDFP, R5F104LGGFP, R5F104LHDFP, R5F104LJGFP R5F104LCGFP, R5F104LDGFP, R5F104LEGFP, R5F104LFGFP, R5F104LGGFP, R5F104LHGFP, R5F104LJGFP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP64-14x14-0.80	PLQP0064GA-A	P64GC-80-GBW-1	0.7



detail of lead end




(UNIT:mm)

(01411.111111)
DIMENSIONS
14.00±0.10
14.00±0.10
16.00±0.20
16.00±0.20
1.70 MAX.
0.10 ± 0.10
1.40
$0.37^{+0.08}_{-0.05}$
$0.125^{+0.05}_{-0.02}$
0.50±0.20
0° to 8°
0.80
0.20
0.10

- 1.Dimensions "%1" and "%2" do not include mold flash.
- 2.Dimension "%3" does not include trim offset.

© 2012 Renesas Electronics Corporation. All rights reserved.

R5F104MKAFB, R5F104MLAFB R5F104MKGFB, R5F104MLGFB



NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.