

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 82 |
| Program Memory Size | 96KB (96K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 8K x 8 |
| RAM Size | 12K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 20x8/10b; D/A 2x8b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-LQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f104pfafb-50 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.3.3 36-pin products

• 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)



| | Α | В | С | D | E | F | |
|---|--|---|---|--|---------------------------------------|--------------------------------------|---|
| 6 | P60/SCLA0 | VDD | P121/X1 | P122/X2/EXCLK | P137/INTP0 | P40/TOOL0 | 6 |
| 5 | P62/SSI00 | P61/SDAA0 | Vss | REGC | RESET | P120/ANI19/ VCOUT0 Note | 5 |
| 4 | P72/SO21 | P71/SI21/ SDA21 | P14/RxD2/SI20/ SDA20/TRDIOD0/ (SCLA0) | P31/TI03/TO03/ INTP4/PCLBUZ0/ (TRJIO0) | P00/TI00/TxD1/ TRGCLKA/ (TRJO0) | P01/TO00/ RxD1/TRGCLKB/ TRJIO0 | 4 |
| 3 | P50/INTP1/ SI00/RxD0/ TOOLRxD/ SDA00/TRGIOA/ (TRJO0) | P70/SCK21/ SCL21 | P15/PCLBUZ1/ SCK20/SCL20/ TRDIOB0/ (SDAA0) | P22/ANI2/ ANO0 Note | P20/ANI0/ AVREFP | P21/ANI1/ AVREFM | 3 |
| 2 | P30/INTP3/ SCK00/SCL00/ TRJO0 | P16/TI01/TO01/ INTP5/TRDIOC0/ IVREF0 Note/ (RXD0) | P12/SO11/ TRDIOB1/ IVREF1 Note | P11/SI11/ SDA11/ TRDIOC1 | P24/ANI4 | P23/ANI3/ ANO1 ^{Note} | 2 |
| 1 | P51/INTP2/ SO00/TxD0/ TOOLTxD/ TRGIOB | P17/TI02/TO02/ TRDIOA0/ TRDCLK/ IVCMP0 Note/ (TXD0) | P13/TxD2/ SO20/TRDIOA1/ IVCMP1 Note | P10/SCK11/ SCL11/ TRDIOD1 | P147/ANI18/ VCOUT1 Note | P25/ANI5 | 1 |
| • | Δ | R | C. | n | F | F | |

Note Mounted on the 96 KB or more code flash memory products.

Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see 1.4 Pin Identification.


Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

1.3.6 48-pin products

• 48-pin plastic LFQFP (7 × 7 mm, 0.5 mm pitch) P01/T000/RxD1/TRGCLKB/TRJI00 P00/T100/TxD1/TRGCLKA/(TRJO0) P140/PCLBUZ0/INTP6 P22/ANI2/ANO0 Note 1 P23/ANI3/ANO1 Note P21/ANI1/AVREFM P24/ANI4 P130 36 35 34 33 32 31 30 29 28 27 26 25 120/ANI19/VCOUT0 Note 1 24 P147/ANI18/VCOUT1 Note 1 P41/(TRJIO0) 23 38 P146 P40/TOOL0 O 22 39 P10/SCK11/SCL11/TRDIOD1 RESET 40 21 P11/SI11/SDA11/TRDIOC1/(RxD0_1) Note 2 P124/XT2/EXCLKS 20 41 P12/SO11/TRDIOB1/IVREF1 Note 1 /(TxD0_1) Note 2 P123/XT1 42 RL78/G14 19 P13/TxD2/SO20/TRDIOA1/IVCMP1 Note 1 (Top View) P137/INTP0 18 43 P122/X2/EXCLK O 17 44 P15/PCLBUZ1/SCK20/SCL20/TRDIOB0/(SDAA0) P121/X1 16 \circ 45 P16/TI01/TO01/INTP5/TRDIOC0/IVREF0 Note 1/(RXD0) REGC 0 46 15 P17/TI02/TO02/TRDIOA0/TRDCLK/IVCMP0 Note 1/(TXD0) **-**○ Vss 47 14 P51/INTP2/SO00/TxD0/TOOLTxD/TRGIOB V_{DD} \bigcirc 48 13 P50/INTP1/SI00/RxD0/TOOLRxD/SDA00/TRGIOA/(TRJO0 8 9 10 11 12 P60/SCLA0 P61/SDAA0 P62/SS100 P74/KR4/INTP8/SI01/SDA01 P30/INTP3/RTC1HZ/SCK00/SCL00/TRJO0 P31/TI03/T003/INTP4/(PCLBUZ0)/(TRJI00) P72/KR2/S021 P75/KR5/INTP9/SCK01/SCL01 P73/KR3/S001 P71/KR1/SI21/SDA21 P70/KR0/SCK21/SCL21

- **Note 1.** Mounted on the 96 KB or more code flash memory products.
- Note 2. Mounted on the 384 KB or more code flash memory products.
- Caution Connect the REGC pin to Vss pin via a capacitor (0.47 to 1 μ F).
- Remark 1. For pin identification, see 1.4 Pin Identification.
- Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register 0, 1 (PIOR0, 1).

1.5.4 40-pin products



Note Mounted on the 96 KB or more code flash memory products.

Note

The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F104xD (x = A to C, E to G, J, L): Start address FE900H R5F104xE (x = A to C, E to G, J, L): Start address FE900H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.



[80-pin, 100-pin products (code flash memory 384 KB to 512 KB)]

Caution This outline describes the functions at the time when Peripheral I/O redirection register 0, 1 (PIOR0, 1) are set to 00H.

(1/2)

| | | 80-pin | 100-pin | | | | | |
|-------------------|---|--|---|--|--|--|--|--|
| | Item | R5F104Mx | R5F104Px | | | | | |
| | | (x = K, L) | (x = K, L) | | | | | |
| Code flash me | mory (KB) | 384 to 512 | 384 to 512 | | | | | |
| Data flash mer | mory (KB) | 8 | 8 | | | | | |
| RAM (KB) | | 32 to 48 ^{Note} | 32 to 48 ^{Note} | | | | | |
| Address space | : | 1 MB | | | | | | |
| Main system clock | High-speed system clock | HS (high-speed main) mode: 1 to 20 MHz (V HS (high-speed main) mode: 1 to 16 MHz (V LS (low-speed main) mode: 1 to 8 MHz (Vt | IS (high-speed main) mode: 1 to 16 MHz (VDD = 2.4 to 5.5 V), S (low-speed main) mode: 1 to 8 MHz (VDD = 1.8 to 5.5 V), | | | | | |
| | High-speed on-chip oscillator clock (fін) | HS (high-speed main) mode: 1 to 16 MHz (VLS (low-speed main) mode: 1 to 8 MHz (VLS) | (DD = 2.7 to 5.5 V), (DD = 2.4 to 5.5 V), (DD = 1.8 to 5.5 V), (DD = 1.6 to 5.5 V) | | | | | |
| Subsystem clo | ck | XT1 (crystal) oscillation, external subsystem c | lock input (EXCLKS) 32.768 kHz | | | | | |
| Low-speed on- | chip oscillator clock | 15 kHz (TYP.): VDD = 1.6 to 5.5 V | | | | | | |
| General-purpo | se register | 8 bits × 32 registers (8 bits × 8 registers × 4 banks) | | | | | | |
| Minimum instru | uction execution time | 0.03125 μs (High-speed on-chip oscillator clock: fiн = 32 MHz operation) | | | | | | |
| | | 0.05 μs (High-speed system clock: fмx = 20 MHz operation) | | | | | | |
| | | 30.5 μs (Subsystem clock: fsub = 32.768 kHz operation) | | | | | | |
| Instruction set | | Data transfer (8/16 bits) Adder and subtractor/logical operation (8/16 bits) Multiplication (8 bits × 8 bits, 16 bits × 16 bits), Division (16 bits ÷ 16 bits, 32 bits) Multiplication and Accumulation (16 bits × 16 bits + 32 bits) Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. | | | | | | |
| I/O port | Total | 74 | 92 | | | | | |
| | CMOS I/O | 64 | 82 | | | | | |
| | CMOS input | 5 | 5 | | | | | |
| | CMOS output | 1 | 1 | | | | | |
| | N-ch open-drain I/O (6 V tolerance) | 4 | 4 | | | | | |
| Timer | 16-bit timer | 12 channels (TAU: 8 channels, Timer RJ: 1 channel, Timer | RD: 2 channels, Timer RG: 1 channel) | | | | | |
| | Watchdog timer | 1 channel | | | | | | |
| | Real-time clock (RTC) | 1 channel | | | | | | |
| | 12-bit interval timer | 1 channel | | | | | | |
| | Timer output | Timer outputs: 18 channels PWM outputs: 12 channels | | | | | | |
| | RTC output | 1 • 1 Hz (subsystem clock: fsub = 32.768 kHz) | | | | | | |

Note

In the case of the 48 KB, this is about 47 KB when the self-programming function and data flash function are used (For details, see **CHAPTER 3** in the RL78/G14 User's Manual).

2.3 DC Characteristics

2.3.1 Pin characteristics

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

| Items | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|-----------------------------|--|--|-----------------------------------|------|------|------------------|------|
| Output current, high Note 1 | P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, I | P10 to P17, P30, P31, P40 to P47, P50 to P57, | 1.6 V ≤ EVDD0 ≤ 5.5 V | | | -10.0 Note 2 | mA |
| | | Total of P00 to P04, P40 to P47, | 4.0 V ≤ EVDD0 ≤ 5.5 V | | | -55.0 | mA |
| | | (When duty < 70% Note 3) | 2.7 V ≤ EV _{DD0} < 4.0 V | | | -10.0 | mA |
| | | | 1.8 V ≤ EVDD0 < 2.7 V | | | -5.0 | mA |
| | | | 1.6 V ≤ EV _{DD0} < 1.8 V | | | -2.5 | mA |
| | | P30, P31, P50 to P57, | 4.0 V ≤ EVDD0 ≤ 5.5 V | | | -80.0 | mA |
| | | | 2.7 V ≤ EVDD0 < 4.0 V | | | -19.0 | mA |
| | | P64 to P67, P70 to P77, P80 to P87, P100, P101, P110, | 1.8 V ≤ EVDD0 < 2.7 V | | | -10.0 | mA |
| | | P111, P146, P147 (When duty ≤ 70% Note 3) | 1.6 V ≤ EVDD0 < 1.8 V | | | -5.0 | mA |
| | | Total of all pins (When duty ≤ 70% Note 3) | 1.6 V ≤ EVDD0 ≤ 5.5 V | | | -135.0 Note 4 | mA |
| | Іон2 | Per pin for P20 to P27, P150 to P156 | 1.6 V ≤ VDD ≤ 5.5 V | | | -0.1 Note 2 | mA |
| | | Total of all pins (When duty ≤ 70% Note 3) | 1.6 V ≤ VDD ≤ 5.5 V | | | -1.5 | mA |

Note 1. Value of current at which the device operation is guaranteed even if the current flows from the EVDDO, EVDD1, VDD pins to an output pin.

Note 3. Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = (IoH \times 0.7)/(n \times 0.01) <Example> Where n = 80% and IoH = -10.0 mA Total output current of pins = (-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7 mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

A current higher than the absolute maximum rating must not flow into one pin.

Note 4. -100 mA for industrial applications (R5F104xxDxx, R5F104xxGxx).

Caution P00, P02 to P04, P10, P11, P13 to P15, P17, P30, P43 to P45, P50 to P55, P71, P74, P80 to P82, and P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Note 2. Do not exceed the total current value.

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

(5/5)

| Items | Symbol | Conditi | ons | | MIN. | TYP. | MAX. | Unit |
|----------------------------------|--------|--|------------|---------------------------------------|------|------|------|------|
| Input leakage cur- rent, high | ILIH1 | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147 | VI = EVDD0 | | | 1 | μΑ | |
| | ILIH2 | P20 to P27, P137, P150 to P156, RESET | VI = VDD | | | | 1 | μΑ |
| | ILIH3 | P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS) | VI = VDD | In input port or external clock input | | | 1 | μΑ |
| | | | | In resonator con- nection | | | 10 | μА |
| Input leakage current, low | ILIL1 | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147 | Vı = EVsso | | | | -1 | μΑ |
| | ILIL2 | P20 to P27, P137, P150 to P156, RESET | Vı = Vss | | | | -1 | μΑ |
| | ILIL3 | P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS) | VI = VSS | In input port or external clock input | | | -1 | μА |
| | | | | In resonator con- nection | | | -10 | μА |
| On-chip pull-up resistance | Rυ | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147 | Vi = EVsso | , In input port | 10 | 20 | 100 | kΩ |

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Note 1. Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0 or Vss, EVss0. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing data flash rewrite.
- Note 2. During HALT instruction execution by flash memory.
- Note 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 4. When high-speed system clock and subsystem clock are stopped.
- Note 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
- Note 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$

 $2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V@1 MHz}$ to 16 MHz

LS (low-speed main) mode: 1.8 V \leq VDD \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq VDD \leq 5.5 V@1 MHz to 4 MHz

- Note 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)

 Remark 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVss0, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- Note 3. When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$

 $2.4~V \leq V_{DD} \leq 5.5~V \textcircled{@}1~MHz$ to 16 MHz

LS (low-speed main) mode: 1.8 V \leq VDD \leq 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V \leq VDD \leq 5.5 V@1 MHz to 4 MHz

- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
 Remark 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)
 Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

(5) During communication at same potential (simplified I²C mode)

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

| Parameter | Symbol | Conditions | , , | speed main) ode | , | LS (low-speed main) mode | | LV (low-voltage main) mode | |
|---------------------------|--------|--|------|--------------------|------|--------------------------|------|-------------------------------|-----|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCLr clock frequency | fscL | $2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 50 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega$ | | 1000 Note 1 | | 400 Note 1 | | 400 Note 1 | kHz |
| | | $1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_b = 100 \text{ pF, } R_b = 3 \text{ k}\Omega$ | | 400 Note 1 | | 400 Note 1 | | 400 Note 1 | kHz |
| | | $1.8~V \leq EV_{DD0} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$ | | 300 Note 1 | | 300 Note 1 | | 300 Note 1 | kHz |
| | | $1.7~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$ | | 250 Note 1 | | 250 Note 1 | | 250 Note 1 | kHz |
| | | $1.6~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$ | | _ | | 250 Note 1 | | 250 Note 1 | kHz |
| Hold time when SCLr = "L" | tLOW | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | 475 | | 1150 | | 1150 | | ns |
| | | 1.8 V \leq EV _{DD0} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ | 1150 | | 1150 | | 1150 | | ns |
| | | $1.8~V \leq EV_{DD0} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$ | 1550 | | 1550 | | 1550 | | ns |
| | | $1.7~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$ | 1850 | | 1850 | | 1850 | | ns |
| | | $1.6~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$ | _ | | 1850 | | 1850 | | ns |
| Hold time when SCLr = "H" | thigh | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$ | 475 | | 1150 | | 1150 | | ns |
| | | 1.8 V \leq EV _{DD0} \leq 5.5 V, C _b = 100 pF, R _b = 3 kΩ | 1150 | | 1150 | | 1150 | | ns |
| | | $1.8~V \leq EV_{DD0} < 2.7~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$ | 1550 | | 1550 | | 1550 | | ns |
| | | $1.7~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$ | 1850 | | 1850 | | 1850 | | ns |
| | | $1.6~V \leq EV_{DD0} < 1.8~V,$ $C_b = 100~pF,~R_b = 5~k\Omega$ | _ | | 1850 | | 1850 | | ns |

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

(2) I2C fast mode

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

| Parameter | Symbol | Conditions | | ` ` | h-speed mode | , | v-speed mode | LV (low-voltage main) mode | | Unit |
|-------------------------------|--------------|-----------------------------|-----------------------|------|-----------------|------|-----------------|----------------------------|------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCLA0 clock frequency | fscL | Fast mode: | 2.7 V ≤ EVDD0 ≤ 5.5 V | 0 | 400 | 0 | 400 | 0 | 400 | kHz |
| | | fc∟k ≥ 3.5 MHz | 1.8 V ≤ EVDD0 ≤ 5.5 V | 0 | 400 | 0 | 400 | 0 | 400 | kHz |
| Setup time of restart condi- | tsu: sta | 2.7 V ≤ EV _{DD0} ≤ | 5.5 V | 0.6 | | 0.6 | | 0.6 | | μs |
| tion | | 1.8 V ≤ EV _{DD0} ≤ | 5.5 V | 0.6 | | 0.6 | | 0.6 | | μs |
| Hold time Note 1 | thd: STA | 2.7 V ≤ EV _{DD0} ≤ | 5.5 V | 0.6 | | 0.6 | | 0.6 | | μs |
| | | 1.8 V ≤ EV _{DD0} ≤ | 5.5 V | 0.6 | | 0.6 | | 0.6 | | μs |
| Hold time when SCLA0 = "L" | tLOW | 2.7 V ≤ EV _{DD0} ≤ | 5.5 V | 1.3 | | 1.3 | | 1.3 | | μs |
| | | 1.8 V ≤ EV _{DD0} ≤ | 5.5 V | 1.3 | | 1.3 | | 1.3 | | μs |
| Hold time when SCLA0 = "H" | thigh | 2.7 V ≤ EVDD0 ≤ 5.5 V | | 0.6 | | 0.6 | | 0.6 | | μs |
| | | 1.8 V ≤ EVDD0 ≤ 5.5 V | | 0.6 | | 0.6 | | 0.6 | | μs |
| Data setup time (reception) | tsu: dat | 2.7 V ≤ EVDD0 ≤ 5.5 V | | 100 | | 100 | | 100 | | ns |
| | | 1.8 V ≤ EVDD0 ≤ 5.5 V | | 100 | | 100 | | 100 | | ns |
| Data hold time (transmission) | thd: dat | 2.7 V ≤ EV _{DD0} ≤ | 5.5 V | 0 | 0.9 | 0 | 0.9 | 0 | 0.9 | μs |
| Note 2 | | 1.8 V ≤ EV _{DD0} ≤ | 5.5 V | 0 | 0.9 | 0 | 0.9 | 0 | 0.9 | μs |
| Setup time of stop condition | tsu: sto | 2.7 V ≤ EV _{DD0} ≤ | 5.5 V | 0.6 | | 0.6 | | 0.6 | | μs |
| | | 1.8 V ≤ EV _{DD0} ≤ | 5.5 V | 0.6 | | 0.6 | | 0.6 | | μs |
| Bus-free time | t BUF | 2.7 V ≤ EV _{DD0} ≤ | 5.5 V | 1.3 | | 1.3 | | 1.3 | | μs |
| | | 1.8 V ≤ EV _{DD0} ≤ | 5.5 V | 1.3 | | 1.3 | | 1.3 | | μs |

Note 1. The first clock pulse is generated after this period when the start/restart condition is detected.

Note 2. The maximum value (MAX.) of thd: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.


Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: C_b = 320 pF, R_b = 1.1 k Ω

2.10 Timing of Entry to Flash Memory Programming Modes

(TA = -40 to +85°C, 1.8 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---|---------|--|------|------|------|------|
| How long from when an external reset ends until the initial communication settings are specified | tsuinit | POR and LVD reset must end before the external reset ends. | | | 100 | ms |
| How long from when the TOOL0 pin is placed at the low level until an external reset ends | tsu | POR and LVD reset must end before the external reset ends. | 10 | | | μs |
| How long the TOOL0 pin must be kept at the low level after an external reset ends (excluding the processing time of the firmware to control the flash memory) | thD | POR and LVD reset must end before the external reset ends. | 1 | | | ms |



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (POR and LVD reset must end before the external reset ends).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit. The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the external resets end.

tsu: How long from when the TOOL0 pin is placed at the low level until a pin reset ends
thd: How long to keep the TOOL0 pin at the low level from when the external resets end
(excluding the processing time of the firmware to control the flash memory)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(5/5)

| Items | Symbol | Conditi | ons | | MIN. | TYP. | MAX. | Unit |
|----------------------------------|--------|--|------------|---------------------------------------|------|------|------|------|
| Input leakage cur- rent, high | ILIH1 | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147 | Vi = EVDDO | | | 1 | μΑ | |
| | ILIH2 | P20 to P27, P137, P150 to P156, RESET | VI = VDD | | | | 1 | μΑ |
| | ILIH3 | P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS) | VI = VDD | In input port or external clock input | | | 1 | μА |
| | | | | In resonator con- nection | | | 10 | μА |
| Input leakage current, low | ILIL1 | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147 | VI = EVsso | | | | -1 | μΑ |
| | ILIL2 | P20 to P27, P137, P150 to P156, RESET | Vı = Vss | | | | -1 | μΑ |
| | ILIL3 | P121 to P124 (X1, X2, EXCLK, XT1, XT2, EXCLKS) | VI = VSS | In input port or external clock input | | | -1 | μА |
| | | | | In resonator con- nection | | | -10 | μА |
| On-chip pull-up resistance | Rυ | P00 to P06, P10 to P17, P30, P31, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P100 to P102, P110, P111, P120, P140 to P147 | VI = EVsso | , In input port | 10 | 20 | 100 | kΩ |

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(1) Flash ROM: 16 to 64 KB of 30- to 64-pin products

(TA = -40 to +105°C, 2.4 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V)(2/2)

| Parameter | Symbol | | | Conditions | | MIN. | TYP. | MAX. | Unit |
|----------------|--------|----------------------------------|-------------------------|---|-------------------------|------|-------|-------|------|
| Supply current | IDD2 | HALT mode | HS (high-speed main) | fhoco = 64 MHz, | V _{DD} = 5.0 V | | 0.80 | 4.36 | mA |
| Note 1 | Note 2 | | mode Note 7 | fih = 32 MHz Note 4 | V _{DD} = 3.0 V | | 0.80 | 4.36 | |
| | | | | fhoco = 32 MHz, | V _{DD} = 5.0 V | | 0.49 | 3.67 | |
| | | | | fih = 32 MHz Note 4 | V _{DD} = 3.0 V | | 0.49 | 3.67 | |
| | | | | fносо = 48 MHz, | V _{DD} = 5.0 V | | 0.62 | 3.42 | |
| | | | | fih = 24 MHz Note 4 | V _{DD} = 3.0 V | | 0.62 | 3.42 | |
| | | | | fHOCO = 24 MHz, | V _{DD} = 5.0 V | | 0.4 | 2.85 | |
| | | | | fiH = 24 MHz Note 4 | V _{DD} = 3.0 V | | 0.4 | 2.85 | |
| | | | | fHOCO = 16 MHz, | V _{DD} = 5.0 V | | 0.37 | 2.08 | |
| | | | | fih = 16 MHz Note 4 | V _{DD} = 3.0 V | | 0.37 | 2.08 | |
| | | | HS (high-speed main) | fmx = 20 MHz Note 3, | Square wave input | | 0.28 | 2.45 | mA |
| | | | mode Note 7 | V _{DD} = 5.0 V | Resonator connection | | 0.40 | 2.57 | |
| | | | | fmx = 20 MHz Note 3, | Square wave input | | 0.28 | 2.45 | |
| | | | | V _{DD} = 3.0 V | Resonator connection | | 0.40 | 2.57 | |
| | | | | f _{MX} = 10 MHz Note 3, | Square wave input | | 0.19 | 1.28 | |
| | | | | V _{DD} = 5.0 V | Resonator connection | | 0.25 | 1.36 | |
| | | f _{MX} = 10 MHz Note 3, | Square wave input | | 0.19 | 1.28 | | | |
| | | | | V _{DD} = 3.0 V | Resonator connection | | 0.25 | 1.36 | |
| | | | Subsystem clock | fsuB = 32.768 kHz Note 5, TA = -40°C | Square wave input | | 0.25 | 0.57 | μА |
| | | | operation | | Resonator connection | | 0.44 | 0.76 | |
| | | | | T 125°C | Square wave input | | 0.30 | 0.57 | |
| | | | | | Resonator connection | | 0.49 | 0.76 | - |
| | | | | fsuB = 32.768 kHz Note 5, | Square wave input | | 0.36 | 1.17 | |
| | | | | T _A = +50°C | Resonator connection | | 0.59 | 1.36 | |
| | | | | fsuB = 32.768 kHz Note 5, | Square wave input | | 0.49 | 1.97 | |
| | | | | T _A = +70°C | Resonator connection | | 0.72 | 2.16 | |
| | | | | fsuB = 32.768 kHz Note 5, | Square wave input | | 0.97 | 3.37 | |
| | | | | TA = +85°C | Resonator connection | | 1.16 | 3.56 | |
| | | | | fsuB = 32.768 kHz Note 5, | Square wave input | | 3.20 | 17.10 | |
| | | | T _A = +105°C | Resonator connection | | 3.40 | 17.50 | | |
| | IDD3 | STOP mode | T _A = -40°C | 1 | 1 | | 0.18 | 0.51 | μΑ |
| | Note 6 | Note 8 | T _A = +25°C | | | | 0.24 | 0.51 | |
| | | | T _A = +50°C | | | | 0.29 | 1.10 | |
| | | | T _A = +70°C | | | | 0.41 | 1.90 | |
| | | | T _A = +85°C | | | | 0.90 | 3.30 | |
| | | | T _A = +105°C | | | | 3.10 | 17.00 | |

(Notes and Remarks are listed on the next page.)

- Note 1. Total current flowing into VDD, EVDD0, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, and EVDD1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, D/A converter, comparator, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
- Note 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- **Note 3.** When high-speed system clock and subsystem clock are stopped.
- **Note 4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the 12-bit interval timer and watchdog timer.
- Note 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 32 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz}$ to 16 MHz

- Remark 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
- Remark 2. fHoco: High-speed on-chip oscillator clock frequency (64 MHz max.)
 Remark 3. fH: High-speed on-chip oscillator clock frequency (32 MHz max.)
- Remark 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- Remark 5. Except subsystem clock operation, temperature condition of the TYP. value is Ta = 25°C

(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode)

(TA = -40 to +105°C, 2.4 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

| Parameter | Symbol | | Conditions | HS (high-s | peed main) mode | Unit |
|---------------|--------|-----------|--|------------|---------------------------------|------|
| | | | | MIN. | MAX. | • |
| Transfer rate | | reception | $4.0 \text{ V} \le \text{EV}_{DD0} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}$ | | f _{MCK} /12 Note 1 | bps |
| | | | Theoretical value of the maximum transfer rate fMCK = fCLK Note 3 | | 2.6 | Mbps |
| | | | $2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$ | | f _{MCK} /12 Note 1 | bps |
| | | | Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} Note 3 | | 2.6 | Mbps |
| | | | $2.4 \text{ V} \le \text{EVddo} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V}$ | | f _{MCK} /12 Notes 1, 2 | bps |
| | | | Theoretical value of the maximum transfer rate fMCK = fCLK Note 3 | | 2.6 | Mbps |

Note 1. Transfer rate in the SNOOZE mode is 4800 bps only.

However, the SNOOZE mode cannot be used when FRQSEL4 = 1.

Note 2. The following conditions are required for low voltage interface when EVDD0 < VDD.

 $2.4 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V: MAX. } 1.3 \text{ Mbps}$

Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 32 MHz (2.7 V \leq VDD \leq 5.5 V)

16 MHz (2.4 V \leq VDD \leq 5.5 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. Vb [V]: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 5, 14)


Remark 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,


n: Channel number (mn = 00 to 03, 10 to 13)

Remark 4. UART2 cannot communicate at different potential when bit 1 (PIOR01) of peripheral I/O redirection register 0 (PIOR0) is 1.

CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark 1. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM number (g = 0, 1, 3 to 5, 14)

Remark 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

3.6.2 Temperature sensor characteristics/internal reference voltage characteristic

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V, HS (high-speed main) mode)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|---------|--|------|------|------|-------|
| Temperature sensor output voltage | VTMPS25 | Setting ADS register = 80H, Ta = +25°C | | 1.05 | | V |
| Internal reference voltage | VBGR | Setting ADS register = 81H | 1.38 | 1.45 | 1.5 | V |
| Temperature coefficient | FVTMPS | Temperature sensor that depends on the temperature | | -3.6 | | mV/°C |
| Operation stabilization wait time | tamp | | 5 | | | μs |

3.6.3 D/A converter characteristics

(TA = -40 to +105°C, 2.4 V \leq EVsso = EVss1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|---------------|--------|----------------------|--|------|------|------|------|
| Resolution | RES | | | | | 8 | bit |
| Overall error | AINL | Rload = 4 M Ω | $2.4~\text{V} \leq \text{Vdd} \leq 5.5~\text{V}$ | | | ±2.5 | LSB |
| | | Rload = 8 MΩ | $2.4 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$ | | | ±2.5 | LSB |
| Settling time | tset | Cload = 20 pF | $2.7 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$ | | | 3 | μs |
| | | | 2.4 V ≤ V _{DD} < 2.7 V | | | 6 | μs |

3.6.6 LVD circuit characteristics

(1) Reset Mode and Interrupt Mode

(TA = -40 to +105°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

| Parameter | | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|----------------------|----------------------|--------|--------------|------|------|------|------|
| Voltage detection | Supply voltage level | VLVD0 | Rising edge | 3.90 | 4.06 | 4.22 | V |
| threshold | | | Falling edge | 3.83 | 3.98 | 4.13 | V |
| | | VLVD1 | Rising edge | 3.60 | 3.75 | 3.90 | V |
| | | | Falling edge | 3.53 | 3.67 | 3.81 | V |
| | | VLVD2 | Rising edge | 3.01 | 3.13 | 3.25 | V |
| | | | Falling edge | 2.94 | 3.06 | 3.18 | V |
| | | VLVD3 | Rising edge | 2.90 | 3.02 | 3.14 | V |
| | | | Falling edge | 2.85 | 2.96 | 3.07 | V |
| | | VLVD4 | Rising edge | 2.81 | 2.92 | 3.03 | V |
| | | | Falling edge | 2.75 | 2.86 | 2.97 | V |
| | | VLVD5 | Rising edge | 2.70 | 2.81 | 2.92 | V |
| | | | Falling edge | 2.64 | 2.75 | 2.86 | V |
| | | VLVD6 | Rising edge | 2.61 | 2.71 | 2.81 | V |
| | | | Falling edge | 2.55 | 2.65 | 2.75 | V |
| | | VLVD7 | Rising edge | 2.51 | 2.61 | 2.71 | V |
| | | | Falling edge | 2.45 | 2.55 | 2.65 | V |
| Minimum pulse width | | tLW | | 300 | | | μs |
| Detection delay time | | | | | | 300 | μs |

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, lease evaluate the safety of the final products or systems manufactured by you
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza. No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +88-10-8235-1155, Fax: +88-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

Treireads Electronics from Knotig Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyllux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B. Menara Amcorp, Amco

Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141