

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	13
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	384 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f211a1sp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	Item	Specification				
CPU	Number of fundamental	89 instructions				
	instructions					
	Minimum instruction execution	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)				
	time	100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)				
	Operating mode	Single-chip				
	Address space	1 Mbyte				
	Memory capacity	See Table 1.4 Product Information for R8C/1B Group				
Peripheral	Ports	I/O ports: 13 pins (including LED drive port)				
Functions		Input port: 3 pins				
	LED drive ports	I/O ports: 4 pins				
	Timers	Timer X: 8 bits × 1 channel, timer Z: 8 bits × 1 channel				
		(Each timer equipped with 8-bit prescaler)				
		Timer C: 16 bits × 1 channel				
		(Input capture and output compare circuits)				
	Serial interfaces	1 channel				
	Centar Interfaces	Clock synchronous serial I/O, UART				
		1 channel				
		UART				
	Clock synchronous serial interface					
	Clock synchronous serial interface					
		I ² C bus Interface ⁽¹⁾				
		Clock synchronous serial I/O with chip select (SSU)				
	A/D converter	10-bit A/D converter: 1 circuit, 4 channels				
	Watchdog timer	15 bits × 1 channel (with prescaler)				
		Reset start selectable, count source protection mode				
	Interrupts	Internal: 11 sources, External: 4 sources, Software: 4 source				
		Priority levels: 7 levels				
	Clock generation circuits	2 circuits				
		 Main clock generation circuit (with on-chip feedback 				
		resistor)				
		 On-chip oscillator (high speed, low speed) 				
		High-speed on-chip oscillator has a frequency adjustment				
		function				
	Oscillation stop detection function	Main clock oscillation stop detection function				
	Voltage detection circuit	On-chip				
	Power on reset circuit	On-chip				
Electric	Supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz)				
Characteristics		VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)				
	Current consumption	Typ. 9 mA (VCC = 5.0 V, f(XIN) = 20 MHz, A/D converter stopped)				
		Typ. 5 mA (VCC = 3.0 V, f(XIN) = 10 MHz, A/D converter stopped)				
		Typ. 35 μ A (VCC = 3.0 V, wait mode, peripheral clock off)				
		Typ. 0.7 μ A (VCC = 3.0 V, stop mode)				
Flash Memory	Programming and erasure voltage	VCC = 2.7 to 5.5 V				
r laon monory	Programming and erasure	10,000 times (data flash)				
	endurance	1,000 times (program ROM)				
Operating Ambie		-20 to 85°C				
Operating Amble		-20 to 85°C (D version)				
Dealera		-20 to 105°C (Y version) ⁽²⁾				
Package		20-pin molded-plastic LSSOP				
		20-pin molded-plastic SDIP				
		28-pin molded-plastic HWQFN				

Functions and Specifications for R8C/1B Group Table 1.2

NOTE:

I²C bus is a trademark of Koninklijke Philips Electronics N. V.
 Please contact Renesas Technology sales offices for the Y version.



1.3 Block Diagram

Figure 1.1 shows a Block Diagram.




Figure 1.1 Block Diagram



Type No.	ROM Ca	apacity	RAM	Package Type	Remarks		
Type No.	Program ROM	Data Flash	Capacity	Tackage Type	Remains		
R5F211B1SP	4 Kbytes	1 Kbyte x 2	384 bytes	PLSP0020JB-A			
R5F211B2SP	8 Kbytes	1 Kbyte x 2	512 bytes	PLSP0020JB-A			
R5F211B3SP	12 Kbytes	1 Kbyte x 2	768 bytes	PLSP0020JB-A			
R5F211B4SP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLSP0020JB-A			
R5F211B1DSP	4 Kbytes	1 Kbyte x 2	384 bytes	PLSP0020JB-A	D version		
R5F211B2DSP	8 Kbytes	1 Kbyte x 2	512 bytes	PLSP0020JB-A			
R5F211B3DSP	12 Kbytes	1 Kbyte x 2	768 bytes	PLSP0020JB-A			
R5F211B4DSP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLSP0020JB-A			
R5F211B1DD	4 Kbytes	1 Kbyte x 2	384 bytes	PRDP0020BA-A			
R5F211B2DD	8 Kbytes	1 Kbyte x 2	512 bytes	PRDP0020BA-A			
R5F211B3DD	12 Kbytes	1 Kbyte x 2	768 bytes	PRDP0020BA-A			
R5F211B4DD	16 Kbytes	1 Kbyte x 2	1 Kbyte	PRDP0020BA-A			
R5F211B2NP	8 Kbytes	1 Kbyte x 2	512 bytes	PWQN0028KA-B			
R5F211B3NP	12 Kbytes	1 Kbyte x 2	768 bytes	PWQN0028KA-B			
R5F211B4NP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PWQN0028KA-B			
R5F211B1XXXSP	4 Kbytes	1 Kbyte × 2	384 bytes	PLSP0020JB-A	Factory programming		
R5F211B2XXXSP	8 Kbytes	1 Kbyte × 2	512 bytes	PLSP0020JB-A	product ⁽¹⁾		
R5F211B3XXXSP	12 Kbytes	1 Kbyte × 2	768 bytes	PLSP0020JB-A			
R5F211B4XXXSP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLSP0020JB-A			
R5F211B1DXXXSP	4 Kbytes	1 Kbyte × 2	384 bytes	PLSP0020JB-A	D version		
R5F211B2DXXXSP	8 Kbytes	1 Kbyte x 2	512 bytes	PLSP0020JB-A			
R5F211B3DXXXSP	12 Kbytes	1 Kbyte × 2	768 bytes	PLSP0020JB-A			
R5F211B4DXXXSP	16 Kbytes	1 Kbyte × 2	1 Kbyte	PLSP0020JB-A			
R5F211B1XXXDD	4 Kbytes	1 Kbyte × 2	384 bytes	PRDP0020BA-A	Factory programming		
R5F211B2XXXDD	8 Kbytes	1 Kbyte × 2	512 bytes	PRDP0020BA-A	product ⁽¹⁾		
R5F211B3XXXDD	12 Kbytes	1 Kbyte x 2	768 bytes	PRDP0020BA-A			
R5F211B4XXXDD	16 Kbytes	1 Kbyte x 2	1 Kbyte	PRDP0020BA-A			
R5F211B2XXXNP	8 Kbytes	1 Kbyte x 2	512 bytes	PWQN0028KA-B			
R5F211B3XXXNP	12 Kbytes	1 Kbyte x 2	768 bytes	PWQN0028KA-B			
R5F211B4XXXNP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PWQN0028KA-B			

Table 1.4 Product Inform	ation for R8C/1B Group
--------------------------	------------------------


Current of October 2006

NOTE:

1. The user ROM is programmed before shipment.

1.5 Pin Assignments

Figure 1.4 shows Pin Assignments for PLSP0020JB-A Package (Top View), Figure 1.5 shows Pin Assignments for PRDP0020BA-A Package (Top View) and Figure 1.6 shows Pin Assignments for PWQN0028KA-B Package (Top View).






			I/O Pin Functions for Peripheral Modules					
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	l ² C bus Interface	A/D Converter
1		P3_5		CMP1_2		SSCK	SCL	
2		P3_7		CNTR0	TXD1	SSO		
3	RESET							
4	XOUT	P4_7						
5	VSS/AVSS							
6	XIN	P4_6						
7	VCC/AVCC							
8	MODE							
9		P4_5	INT0		RXD1			
10		P1_7	INT10	CNTR00				
11		P1_6			CLK0	SSI01		
12		P1_5	INT11	CNTR01	RXD0			
13		P1_4			TXD0			
14		P1_3	KI3	TZOUT				AN11
15		P1_2	KI2	CMP0_2				AN10
16	VREF	P4_2						
17		P1_1	KI1	CMP0_1				AN9
18		P1_0	KI0	CMP0_0				AN8
19		P3_3	INT3	TCIN/ CMP1_0		SSI00		
20		P3_4		CMP1_1		SCS	SDA	

Table 1.6 Pin Name Information by Pin Number of PLSP0020JB-A, PRDP0020BA-A Packages

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.





CPU Register

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer and arithmetic and logic operations. A1 is analogous to A0. A1 can be combined with A0 and used as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointer (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains a carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when the operation results in an overflow; otherwise to 0.

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

3.2 R8C/1B Group

Figure 3.2 is a Memory Map of R8C/1B Group. The R8C/1B Group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/1B Group



Address	Register	Symbol	After reset
0040h		- ,	
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h			
0048h			
0049h			
004Ah			
004Bh			
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU/IIC Interrupt Control Register ⁽²⁾	SSUAIC/IIC2AIC	XXXXX000b
0050h	Compare 1 Interrupt Control Register	CMP1IC	XXXXX000b
0051h	UARTO Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h			
		T //0	
0056h	Timer X Interrupt Control Register	TXIC	XXXXX000b
0057h			
0058h	Timer Z Interrupt Control Register	TZIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XXXXX000b
005Ah	INT3 Interrupt Control Register	INT3IC	XXXXX000b
005Bh	Timer C Interrupt Control Register	TCIC	XXXXX000b
005Ch	Compare 0 Interrupt Control Register	CMPOIC	XXXXX000b
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh			
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch		İ	İ
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h			
0073h			
0074h			
0075h		<u> </u>	
0076h			
0077h			
0078h			
0079h			
007Ah		1	
007Bh			
007Ch			
007Dh			
007Eh			
			<u> </u>
007Fh		1	

SFR Information (2)⁽¹⁾ Table 4.2

X: Undefined

NOTES:

The blank regions are reserved. Do not access locations in these regions.
 Selected by the IICSEL bit in the PMR register.

5. Electrical Characteristics

Please contact Renesas Technology sales offices for the electrical characteristics in the Y version (Topr = -20° C to 105° C).

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc	Supply voltage	Vcc = AVcc	-0.3 to 6.5	V
AVcc	Analog supply voltage	Vcc = AVcc	-0.3 to 6.5	V
VI	Input voltage		-0.3 to Vcc+0.3	V
Vo	Output voltage		-0.3 to Vcc+0.3	V
Pd	Power dissipation	Topr = 25°C	300	mW
Topr	Operating ambient temperature		-20 to 85 / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 5.2 Recommended Operating Conditions

Cumbal	Parameter		Conditions		Unit		
Symbol	Pa	rameter	Conditions	Min.	Тур.	Max.	Unit
Vcc	Supply voltage			2.7	-	5.5	V
AVcc	Analog supply volt	Analog supply voltage		-	Vcc	-	V
Vss	Supply voltage			-	0	-	V
AVss	Analog supply volt	age		-	0	-	V
VIH	Input "H" voltage			0.8Vcc	-	Vcc	V
VIL	Input "L" voltage			0	-	0.2Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH (peak)		-	_	-60	mA
IOH(peak)	Peak output "H" cu	Peak output "H" current		T	-	-10	mA
IOH(avg)	Average output "H	" current		T	-	-5	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL (peak)		-	-	60	mA
IOL(peak)	Peak output "L" currents	Except P1_0 to P1_3		-	-	10	mA
		P1_0 to P1_3	Drive capacity HIGH	_	-	30	mA
			Drive capacity LOW	-	-	10	mA
IOL(avg)	Average output	Except P1_0 to P1_3		-	-	5	mA
	"L" current	P1_0 to P1_3	Drive capacity HIGH	-	-	15	mA
			Drive capacity LOW	-	-	5	mA
f(XIN)	Main clock input o	scillation frequency	$3.0~V \leq Vcc \leq 5.5~V$	0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	MHz	
			$2.7~\text{V} \leq \text{Vcc} < 3.0~\text{V}$	0	-	10	MHz
_	System clock	OCD2 = 0	$3.0~V \leq Vcc \leq 5.5~V$	0	-	20	MHz
		Main clock selected	$2.7~\text{V} \leq \text{Vcc} < 3.0~\text{V}$	0	-	10	MHz
		OCD2 = 1 On-chip oscillator clock selected	HRA01 = 0 Low-speed on-chip oscillator clock selected	_	125	-	kHz
			HRA01 = 1 High-speed on-chip oscillator clock selected	_	8	-	MHz

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85 °C / -40 to 85 °C, unless otherwise specified.

2. Typical values when average output current is 100 ms.



Symbol	Parameter		Conditions	Standard			Unit
Symbol	F		Conditions	Min.	Тур.	Max.	Unit
-	Resolution		Vref = VCC	-	-	10	Bits
-	Absolute	10-bit mode	ϕ AD = 10 MHz, Vref = VCC = 5.0 V	-	-	±3	LSB
	accuracy	8-bit mode	ϕ AD = 10 MHz, Vref = VCC = 5.0 V	-	-	±2	LSB
		10-bit mode	ϕ AD = 10 MHz, Vref = VCC = 3.3 V ⁽³⁾	-	-	±5	LSB
		8-bit mode	ϕ AD = 10 MHz, Vref = VCC = 3.3 V ⁽³⁾	-	-	±2	LSB
Rladder	Resistor ladder		Vref = VCC	10	-	40	kΩ
tconv	Conversion time	10-bit mode	ϕ AD = 10 MHz, Vref = VCC = 5.0 V	3.3	-	-	μs
		8-bit mode	ϕ AD = 10 MHz, Vref = VCC = 5.0 V	2.8	-	-	μs
Vref	Reference voltage	9		2.7	-	Vcc	V
VIA	Analog input volta	ge ⁽⁴⁾		0	-	AVcc	V
-	A/D operating clock	Without sample and hold		0.25	_	10	MHz
	frequency ⁽²⁾	With sample and hold		1	-	10	MHz

Table 5.3	A/D Converter	Characteristics
		•

NOTES:

1. Vcc = AVcc = 2.7 to 5.5 V at Topr = -20 to 85 °C / -40 to 85 °C, unless otherwise specified.

2. If f1 exceeds 10 MHz, divide f1 and ensure the A/D operating clock frequency (ϕ_{AD}) is 10 MHz or below.

3. If AVcc is less than 4.2 V, divide f1 and ensure the A/D operating clock frequency (\$\phiAD\$) is f1/2 or below.

4. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.




Figure 5.1 Port P1, P3, and P4 Measurement Circuit

Symbol	Min. Typ. Max. Program/erase endurance ⁽²⁾ R8C/1A Group 100 ⁽³⁾ - - t Byte program time R8C/1B Group 1,000 ⁽³⁾ - - t Block erase time - 50 400 1	Conditions		Linit		
Symbol		Unit				
-	Program/erase endurance ⁽²⁾	R8C/1A Group	100 ⁽³⁾	-	-	times
		R8C/1B Group	1,000 ⁽³⁾	-	-	times
-	Byte program time		-	50	400	μs
-	Block erase time		-	0.4	9	s
td(SR-SUS)			-	-		μS
-			650	-	-	μS
-			0	-	-	ns
-			_	_		μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.7	_	5.5	V
-	Program, erase temperature		0	-	60	°C
-	Data hold time ⁽⁸⁾	Ambient temperature = 55 °C	20	-	-	year

Table 5.4 Flash Memory (Program ROM) Electrical Characteristics

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60 $^{\circ}$ C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 4. If emergency processing is required, a suspend request can be generated independent of this characteristic. In that case the normal time delay to suspend can be applied to the request. However, we recommend that a suspend request with an interval of less than 650 µs is only used once because, if the suspend state continues, erasure cannot operate and the incidence of erasure error rises.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the number of erase operations between block A and block B can further reduce the effective number of rewrites. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.

6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

- 7. Customers desiring programming/erasure failure rate information should contact their Renesas technical support representative.
- 8. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 **Transition Time to Suspend**

Table 5.6 **Voltage Detection 1 Circuit Electrical Characteristics**

Symbol	Parameter	Condition		Unit		
Symbol	Falameter	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level ⁽³⁾		2.70	2.85	3.00	V
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	600	-	nA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		-	-	100	μS
Vccmin	MCU operating voltage minimum value		2.7	-	-	V

NOTES:

1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40°C to 85 °C.

- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
- 3. Ensure that Vdet2 > Vdet1.

Table 5.7 **Voltage Detection 2 Circuit Electrical Characteristics**

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level ⁽⁴⁾		3.00	3.30	3.60	V
-	Voltage monitor 2 interrupt request generation time ⁽²⁾		-	40	-	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	600	-	nA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		I	-	100	μS

NOTES:

The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40°C to 85 °C.
 Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

4. Ensure that Vdet2 > Vdet1.

Symbol	Parameter	Condition	Standard			Unit
			Min.	Тур.	Max.	
Vpor2	Power-on reset valid voltage	$-20^\circ C \le Topr \le 85^\circ C$	-	-	Vdet1	V
tw(Vpor2-Vdet1)	Supply voltage rising time when power-on reset is	$-20^{\circ}C \le Topr \le 85^{\circ}C,$	-	-	100	ms
	deasserted ⁽¹⁾	$t_{w(por2)} \ge 0s^{(3)}$				

Table 5.8 Reset Circuit Electrical Characteristics (When Using Voltage Monitor 1 Reset)

NOTES:

1. This condition is not applicable when using with Vcc \ge 1.0 V.

2. When turning power on after the time to hold the external power below effective voltage (Vport) exceeds10 s, refer to Table 5.9 Reset Circuit Electrical Characteristics (When Not Using Voltage Monitor 1 Reset).

3. tw(por2) is the time to hold the external power below effective voltage (Vpor2).

Table 5.9 Reset Circuit Electrical Characteristics (When Not Using Voltage Monitor 1 Reset)

Symbol	Parameter	Condition	Standard			Unit	
			Min.	Тур.	Max.		
Vpor1	Power-on reset valid voltage	$-20^\circ C \le Topr \le 85^\circ C$	-	-	0.1	V	
tw(Vpor1-Vdet1)	Supply voltage rising time when power-on reset is deasserted	$\label{eq:constraint} \begin{split} 0^\circ C &\leq Topr \leq 85^\circ C, \\ tw(\text{por1}) &\geq 10 \ s^{(2)} \end{split}$	-	-	100	ms	
tw(Vpor1-Vdet1)	Supply voltage rising time when power-on reset is deasserted	$\label{eq:constraint} \begin{array}{l} -20^\circ C \leq \text{Topr} < 0^\circ C, \\ tw(\text{por1}) \geq 30 \ s^{(2)} \end{array}$	-	-	100	ms	
tw(Vpor1-Vdet1)	Supply voltage rising time when power-on reset is deasserted	$\label{eq:constraint} \begin{split} -20^\circ C &\leq Topr < 0^\circ C, \\ tw(\text{por1}) &\geq 10 \ s^{(2)} \end{split}$	-	-	1	ms	
tw(Vpor1-Vdet1)	Supply voltage rising time when power-on reset is deasserted	$\label{eq:constraint} \begin{split} 0^\circ C &\leq Topr \leq 85^\circ C, \\ tw(\text{por1}) &\geq 1 \ s^{(2)} \end{split}$	-	-	0.5	ms	

NOTES:

1. When not using voltage monitor 1, use with Vcc \ge 2.7 V.

2. tw(por1) is the time to hold the external power below effective voltage (Vpor1).




Figure 5.3 **Reset Circuit Electrical Characteristics**


Symbol	Parameter	Condition		Standard			Unit
				Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open,	High-speed mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	9	15	mA
	other pins are Vss, A/D converter is stopped		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	8	14	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	5	_	mA
		Medium- speed mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3	_	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	2	_	mA
		High-speed on-chip oscillator mode	Main clock off High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	4	8	mA
			Main clock off High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	-	mA
		Low-speed on-chip oscillator mode	Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 FMR47 = 1	_	110	300	μA
		Wait mode	Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = 0	_	40	80	μΑ
		Wait mode	Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = 0	_	38	76	μΑ
		Stop mode	Main clock off, Topr = 25 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0		0.8	3.0	μΑ


Table 5.15Electrical Characteristics (2) [Vcc = 5 V] (Topr = -40 to 85 °C, unless otherwise specified.)

RENESAS

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.





RENESAS

REVISION HISTORY

R8C/1A Group, R8C/1B Group Datasheet

Davi	Dete		Description		
Rev.	Date	Page	Summary		
1.00	Sep 01, 2005	18	Table 4.3 SFR Information(3);0085h:"Prescaler Z" \rightarrow "Prescaler Z Register"0086h:"Timer Z Secondary" \rightarrow "Timer Z Secondary Register"0087h:"Timer Z Primary" \rightarrow "Timer Z Primary Register"008Ch:"Prescaler X" \rightarrow "Prescaler X Register"008Dh:"Timer X" \rightarrow "Timer X Register"0090h, 0091h: "Timer C" \rightarrow "Timer C Register" revised		
		21	Table 5.3 A/D Converter Characteristics; Vref and VIA: Standard value, NOTE4 revised		
		22	Table 5.4 Flash Memory (Program ROM) Electrical Characteristics; NOTES3 and 5 revised, NOTE8 deleted		
		23	Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics; NOTES1 and 3 revised		
		25	Table 5.8 Reset Circuit Electrical Characteristics (When Using Voltage Monitor 1 Reset); NOTE2 revised		
		26	Table 5.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics; "High-Speed On-Chip Oscillator" → "High-Speed On-Chip Oscillator Frequency" revised, NOTE2 added		
		33	Table 5.15 Electrical Characteristics (2) [Vcc = 5V]; NOTE1 deleted		
		37	Table 5.22 Electrical Characteristics (4) [Vcc = 3V]; NOTE1 deleted		
1.10	Dec 16, 2005	-	Products of PWQN0028KA-B package included		
		5, 6	Table 1.3, Table 1.4 revised		
		24	Table 5.4 Flash Memory (Program ROM) Electrical Characteristics; NOTE 8 added, Topr \rightarrow Ambient temperature		
		25	Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics; NOTE 9 added, Topr \rightarrow Ambient temperature		
		28	Table 5.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics; NOTE 3 added		
		29	Table 5.12; tSA and tOR revised, NOTE: 1. VCC = 2.2 to \rightarrow 2.7 to		
		33	Table 5.13; NOTE: 1. VCC = 2.2 to \rightarrow 2.7 to		
		35, 39	Table 5.15, Table 5.22; The title revised, Condition of Stop Mode added		
		37, 41	Table 5.19, Table 5.26; td(C-Q) and tsu(D-C) revised		
		42, 43	Package Dimensions revised		
1.20	Mar 31, 2006	5, 6	Table 1.3, Table 1.4; Type No. added, deleted		
		16, 17	Figure 3.1, Figure 3.2; Part Number added, deleted		
		24, 25	Table 5.4, Table 5.5; Conditions: VCC = 5.0 V at Topr = 25 °C deleted,		
1.30	Oct 03, 2006	all pages	Y version added Factory programming product added		

REVISION HISTORY

R8C/1A Group, R8C/1B Group Datasheet

Rev. Date		Description				
		Page	Summary			
1.30	Oct 03, 2006	1	1.1 "portable equipment" added			
		2, 3	Table 1.1, Table 1.2; Specification Interrupts: "Internal: 9 sources" \rightarrow "Internal: 11 sources"			
		24	Table 5.2; Parameter: System clock added			
		45	Package Dimensions; PWQN0028KA-B revised			
1.40	Dec 08, 2006	20	Table 4.1; 000Fh: After reset "000XXXXXb" \rightarrow "00X11111b"			
		24	Table 19.2; Parameter: OCD2 = 1 On-chip oscillator clock selected revised			

RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
 Pines
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for the intersect on the information in this document.
 The document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for the tendology described in this document.
 The order data. diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date their document with a pay with use. When exporting the products or the tendology described herein, you should follow the applicable export control laws and regulations, and proceedures required by such laws and regulations.
 Al Information included in this document, but as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date their document, when the set of the date their document, and the date their document, and the date their document in the date their document.
 Renesas has used reasonable care in compiling the information in this document, but Renesas assumes no liability whatsoever for any damages incurred as a disclosed through provide sectometer.
 When using or otherwise regulations in the failure of which may cause a direct thread to the purpose, please contacts are not designed multiple applications on order to the sectometer of the date their document.
 When using or otherwise in systems the failure or mation included in this document.
 When using or otherwise regulation the information in this docume



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com