



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|--|
| Product Status | Not For New Designs |
| Core Processor | R8C |
| Core Size | 16-Bit |
| Speed | 20MHz |
| Connectivity | I ² C, SIO, SSU, UART/USART |
| Peripherals | LED, POR, Voltage Detect, WDT |
| Number of I/O | 13 |
| Program Memory Size | 4KB (4K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 384 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | A/D 4x10b |
| Oscillator Type | Internal |
| Operating Temperature | -20°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-LSSOP (0.173", 4.40mm Width) |
| Supplier Device Package | 20-LSSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f211b1sp-w4 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Functions and Specifications for R8C/1B Group Table 1.2

| | Item | Specification | | | |
|-----------------|-------------------------------------|---|--|--|--|
| CPU | Number of fundamental | 89 instructions | | | |
| | instructions | | | | |
| | Minimum instruction execution | 50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) | | | |
| | time | 100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V) | | | |
| | Operating mode | Single-chip | | | |
| | Address space | 1 Mbyte | | | |
| | Memory capacity | See Table 1.4 Product Information for R8C/1B Group | | | |
| Peripheral | Ports | I/O ports: 13 pins (including LED drive port) | | | |
| Functions | | Input port: 3 pins | | | |
| | LED drive ports | I/O ports: 4 pins | | | |
| | Timers | Timer X: 8 bits x 1 channel, timer Z: 8 bits x 1 channel | | | |
| | | (Each timer equipped with 8-bit prescaler) | | | |
| | | Timer C: 16 bits × 1 channel | | | |
| | | (Input capture and output compare circuits) | | | |
| | Serial interfaces | 1 channel | | | |
| | Contai internaces | Clock synchronous serial I/O, UART | | | |
| | | 1 channel | | | |
| | | UART | | | |
| | Clock synchronous serial interface | | | | |
| | Clock dynamonous sonar internace | I ² C bus Interface ⁽¹⁾ | | | |
| | | Clock synchronous serial I/O with chip select (SSU) | | | |
| | A/D converter | 10-bit A/D converter: 1 circuit, 4 channels | | | |
| | Watchdog timer | 15 bits × 1 channel (with prescaler) | | | |
| | Waterlady times | Reset start selectable, count source protection mode | | | |
| | Interrupts | Internal: 11 sources, External: 4 sources, Software: 4 source | | | |
| | Interrupts | Priority levels: 7 levels | | | |
| | Clock generation circuits | 2 circuits | | | |
| | Clock generation circuits | Main clock generation circuit (with on-chip feedback | | | |
| | | resistor) | | | |
| | | On-chip oscillator (high speed, low speed) | | | |
| | | High-speed on-chip oscillator has a frequency adjustment | | | |
| | | function | | | |
| | Oscillation stop detection function | Main clock oscillation stop detection function | | | |
| | Voltage detection circuit | On-chip | | | |
| | Power on reset circuit | On-chip | | | |
| Electric | Supply voltage | VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) | | | |
| Characteristics | Supply voltage | VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz) | | | |
| Onaracteristics | Current consumption | Typ. 9 mA (VCC = 5.0 V , f(XIN) = 20 MHz , A/D converter stopped) | | | |
| | Current consumption | Typ. 5 mA (VCC = 3.0 V , f(XIN) = 10 MHz , A/D converter stopped) | | | |
| | | Typ. 35 μ A (VCC = 3.0 V, wait mode, peripheral clock off) | | | |
| | | Typ. 0.7 μ A (VCC = 3.0 V, wait mode, peripheral clock oil) | | | |
| Flash Memory | Programming and erasure voltage | VCC = 2.7 to 5.5 V | | | |
| I lasif Memory | Programming and erasure | 10,000 times (data flash) | | | |
| | endurance | 1,000 times (data hash) | | | |
| Operating Ambie | | -20 to 85°C | | | |
| Operating Amble | ant romperature | -40 to 85°C (D version) | | | |
| | | · | | | |
| Dookogo | | -20 to 105°C (Y version) (2) | | | |
| Package | | 20-pin molded-plastic LSSOP | | | |
| | | 20-pin molded-plastic SDIP | | | |
| | | 28-pin molded-plastic HWQFN | | | |

- I²C bus is a trademark of Koninklijke Philips Electronics N. V.
 Please contact Renesas Technology sales offices for the Y version.

1.5 Pin Assignments

Figure 1.4 shows Pin Assignments for PLSP0020JB-A Package (Top View), Figure 1.5 shows Pin Assignments for PRDP0020BA-A Package (Top View) and Figure 1.6 shows Pin Assignments for PWQN0028KA-B Package (Top View).




Figure 1.4 Pin Assignments for PLSP0020JB-A Package (Top View)




Figure 1.6 Pin Assignments for PWQN0028KA-B Package (Top View)

Table 1.6 Pin Name Information by Pin Number of PLSP0020JB-A, PRDP0020BA-A Packages

| | | | i | | | | | |
|---------------|----------------|------|-----------|-----------------|---------------------|--|-----------------------------------|------------------|
| | | | | I/O Pin | Functions | for Peripheral N | /lodules | |
| Pin Number | Control Pin | Port | Interrupt | Timer | Serial Interface | Clock Synchronous Serial I/O with Chip Select | I ² C bus Interface | A/D Converter |
| 1 | | P3_5 | | CMP1_2 | | SSCK | SCL | |
| 2 | | P3_7 | | CNTR0 | TXD1 | SSO | | |
| 3 | RESET | | | | | | | |
| 4 | XOUT | P4_7 | | | | | | |
| 5 | VSS/AVSS | | | | | | | |
| 6 | XIN | P4_6 | | | | | | |
| 7 | VCC/AVCC | | | | | | | |
| 8 | MODE | | | | | | | |
| 9 | | P4_5 | ĪNT0 | | RXD1 | | | |
| 10 | | P1_7 | INT10 | CNTR00 | | | | |
| 11 | | P1_6 | | | CLK0 | SSI01 | | |
| 12 | | P1_5 | INT11 | CNTR01 | RXD0 | | | |
| 13 | | P1_4 | | | TXD0 | | | |
| 14 | | P1_3 | KI3 | TZOUT | | | | AN11 |
| 15 | | P1_2 | KI2 | CMP0_2 | | | | AN10 |
| 16 | VREF | P4_2 | | | | | | |
| 17 | | P1_1 | KI1 | CMP0_1 | | | | AN9 |
| 18 | | P1_0 | KI0 | CMP0_0 | | | | AN8 |
| 19 | | P3_3 | ĪNT3 | TCIN/ CMP1_0 | | SSI00 | | |
| 20 | | P3_4 | | CMP1_1 | | SCS | SDA | |

Table 1.7 Pin Name Information by Pin Number of PWQN0028KA-B Package

| | | | | I/O Pin Functions for Peripheral Modules | | | | |
|---------------|----------------|------|-----------|--|---------------------|--|-----------------------------------|------------------|
| Pin Number | Control Pin | Port | Interrupt | Timer | Serial Interface | Clock Synchronous Serial I/O with Chip Select | I ² C bus Interface | A/D Converter |
| 1 | NC | | | | | | | |
| 2 | XOUT | P4_7 | | | | | | |
| 3 | VSS/AVSS | | | | | | | |
| 4 | NC | | | | | | | |
| 5 | NC | | | | | | | |
| 6 | XIN | P4_6 | | | | | | |
| 7 | NC | | | | | | | |
| 8 | VCC/AVCC | | | | | | | |
| 9 | MODE | | | | | | | |
| 10 | | P4_5 | INT0 | | RXD1 | | | |
| 11 | | P1_7 | ĪNT10 | CNTR00 | | | | |
| 12 | | P1_6 | | | CLK0 | SSI01 | | |
| 13 | | P1_5 | INT11 | CNTR01 | RXD0 | | | |
| 14 | | P1_4 | | | TXD0 | | | |
| 15 | NC | | | | | | | |
| 16 | | P1_3 | KI3 | TZOUT | | | | AN11 |
| 17 | | P1_2 | KI2 | CMP0_2 | | | | AN10 |
| 18 | NC | | | | | | | |
| 19 | NC | | | | | | | |
| 20 | VREF | P4_2 | | | | | | |
| 21 | NC | | | | | | | |
| 22 | | P1_1 | KI1 | CMP0_1 | | | | AN9 |
| 23 | | P1_0 | KI0 | CMP0_0 | | | | AN8 |
| 24 | | P3_3 | ĪNT3 | TCIN/CMP1_0 | | SSI00 | | |
| 25 | | P3_4 | | CMP1_1 | | SCS | SDA | |
| 26 | | P3_5 | | CMP1_2 | | SSCK | SCL | |
| 27 | | P3_7 | | CNTR0 | TXD1 | SSO | | |
| 28 | RESET | | | | | | | |

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer and arithmetic and logic operations. A1 is analogous to A0. A1 can be combined with A0 and used as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointer (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains a carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when the operation results in an overflow; otherwise to 0.



2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



3. **Memory**

3.1 **R8C/1A Group**


Figure 3.1 is a Memory Map of R8C/1A Group. The R8C/1A Group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 1-Kbyte internal RAM area is allocated addresses 00400h to 007FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.



| D | Interna | al ROM | Internal RAM | |
|---|-----------|-------------------|--------------|-------------------|
| Part Number | Size | Address 0YYYYh | Size | Address 0XXXXh |
| R5F211A4SP, R5F211A4DSP, R5F211A4DD, R5F211A4NP, R5F211A4XXXSP, R5F211A4XXXDD, R5F211A4XXXNP | 16 Kbytes | 0C000h | 1 Kbyte | 007FFh |
| R5F211A3SP, R5F211A3DSP, R5F211A3DD, R5F211A3NP, R5F211A3XXXSP, R5F211A3XXXSP, R5F211A3XXXDD, R5F211A3XXXNP | 12 Kbytes | 0D000h | 768 bytes | 006FFh |
| R5F211A2SP, R5F211A2DSP, R5F211A2DD, R5F211A2NP, R5F211A2XXXSP, R5F211A2XXXSP, R5F211A2XXXDD, R5F211A2XXXNP | 8 Kbytes | 0E000h | 512 bytes | 005FFh |
| R5F211A1SP, R5F211A1DSP, R5F211A1DD, R5F211A1XXXSP, R5F211A1DXXXSP, R5F211A1XXXDD | 4 Kbytes | 0F000h | 384 bytes | 0057Fh |

Figure 3.1 Memory Map of R8C/1A Group

Special Function Registers (SFRs) 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.4 list the special function registers.

Table 4.1 SFR Information (1)⁽¹⁾

| | | | A.C. |
|---------|--|---------|--------------------------|
| Address | Register | Symbol | After reset |
| 0000h | | | |
| 0001h | | | |
| 0002h | | | |
| 0003h | | | |
| 0004h | Processor Mode Register 0 | PM0 | 00h |
| 0005h | Processor Mode Register 1 | PM1 | 00h |
| 0006h | System Clock Control Register 0 | CM0 | 01101000b |
| 0007h | System Clock Control Register 1 | CM1 | 00100000b |
| 0008h | -, | | |
| 0009h | Address Match Interrupt Enable Register | AIER | 00h |
| 000Ah | Protect Register | PRCR | 00h |
| 000Bh | 1 Total Tragistor | TROR | 0011 |
| 000Ch | Oscillation Stop Detection Register | OCD | 00000100b |
| 000Ch | Watchdog Timer Reset Register | WDTR | XXh |
| | | | |
| 000Eh | Watchdog Timer Start Register | WDTS | XXh |
| 000Fh | Watchdog Timer Control Register | WDC | 00X11111b |
| 0010h | Address Match Interrupt Register 0 | RMAD0 | 00h |
| 0011h | | | 00h |
| 0012h | | | X0h |
| 0013h | | | |
| 0014h | Address Match Interrupt Register 1 | RMAD1 | 00h |
| 0015h | 1 | | 00h |
| 0016h | | | X0h |
| 0017h | | | - |
| 0018h | | | |
| 0019h | | | |
| 0013h | | | |
| 001An | | | |
| | Court Course Doctostics Made Docistos | CCDD | 001- |
| 001Ch | Count Source Protection Mode Register | CSPR | 00h |
| 001Dh | | | |
| 001Eh | INT0 Input Filter Select Register | INT0F | 00h |
| 001Fh | | | |
| 0020h | High-Speed On-Chip Oscillator Control Register 0 | HRA0 | 00h |
| 0021h | High-Speed On-Chip Oscillator Control Register 1 | HRA1 | When shipping |
| 0022h | High-Speed On-Chip Oscillator Control Register 2 | HRA2 | 00h |
| 0023h | · · · · · · · · · · · · · · · · · · · | | |
| 002011 | | | |
| 002Ah | | | |
| 002An | | | |
| | | | |
| 002Ch | | | |
| 002Dh | | | |
| 002Eh | | | |
| 002Fh | | | |
| 0030h | | | |
| 0031h | Voltage Detection Register 1 ⁽²⁾ | VCA1 | 00001000b |
| 0032h | Voltage Detection Register 2 ⁽²⁾ | VCA2 | 00h ⁽³⁾ |
| | | | 01000000b ⁽⁴⁾ |
| 0033h | | | |
| 0034h | | | |
| 0035h | | | |
| 0036h | Voltage Monitor 1 Circuit Control Register (2) | VW1C | 0000X000b ⁽³⁾ |
| 003011 | voltage Monitor i Circuit Control Register (2) | V VV 10 | |
| | | | 0100X001b ⁽⁴⁾ |
| 0037h | Voltage Monitor 2 Circuit Control Register (5) | VW2C | 00h |
| 0038h | | | |
| 0039h | | | |
| 003Ah | | | |
| 003Bh | | | |
| 003Ch | | | |
| 003Dh | | | |
| 003Eh | | | |
| | | | |
| 003Fh | | | |

X: Undefined

- 1. The blank regions are reserved. Do not access locations in these regions.
- 2. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect this register.
- 3. After hardware reset.
- 4. After power-on reset or voltage monitor 1 reset.
- 5. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect b2 and b3.

SFR Information (3)⁽¹⁾ Table 4.3

| Address | Register | Symbol | After reset |
|---------|---|---------------|----------------------|
| 0080h | Timer Z Mode Register | TZMR | 00h |
| 0081h | | | |
| 0082h | | | |
| 0083h | T. 7W (0 , 10 , 10) | | 0.01 |
| 0084h | Timer Z Waveform Output Control Register | PUM | 00h |
| 0085h | Prescaler Z Register | PREZ | FFh |
| 0086h | Timer Z Secondary Register | TZSC | FFh |
| 0087h | Timer Z Primary Register | TZPR | FFh |
| 0088h | | | |
| 0089h | | | |
| 008Ah | Timer Z Output Control Register | TZOC | 00h |
| 008Bh | Timer X Mode Register | TXMR | 00h |
| 008Ch | Prescaler X Register | PREX | FFh |
| 008Dh | Timer X Register | TX | FFh |
| 008Eh | Timer Count Source Setting Register | TCSS | 00h |
| 008Fh | | | |
| 0090h | Timer C Register | TC | 00h |
| 0091h | | | 00h |
| 0092h | | | |
| 0093h | | | |
| 0094h | | | |
| 0095h | | | |
| 0096h | External Input Enable Register | INTEN | 00h |
| 0097h | | | |
| 0098h | Key Input Enable Register | KIEN | 00h |
| 0099h | | | |
| 009Ah | Timer C Control Register 0 | TCC0 | 00h |
| 009Bh | Timer C Control Register 1 | TCC1 | 00h |
| 009Ch | Capture, Compare 0 Register | TM0 | 0000h ⁽²⁾ |
| 009Dh | | | FFFFh(3) |
| 009Eh | Compare 1 Register | TM1 | FFh |
| 009Fh | | | FFh |
| 00A0h | UART0 Transmit/Receive Mode Register | U0MR | 00h |
| 00A1h | UART0 Bit Rate Generator | U0BRG | XXh |
| 00A2h | UART0 Transmit Buffer Register | U0TB | XXh |
| 00A3h | | | XXh |
| 00A4h | UART0 Transmit/Receive Control Register 0 | U0C0 | 00001000b |
| 00A5h | UART0 Transmit/Receive Control Register 1 | U0C1 | 00000010b |
| 00A6h | UART0 Receive Buffer Register | U0RB | XXh |
| 00A7h | - | | XXh |
| 00A8h | UART1 Transmit/Receive Mode Register | U1MR | 00h |
| 00A9h | UART1 Bit Rate Generator | U1BRG | XXh |
| 00AAh | UART1 Transmit Buffer Register | U1TB | XXh |
| 00ABh | 1 | | XXh |
| 00ACh | UART1 Transmit/Receive Control Register 0 | U1C0 | 00001000b |
| 00ADh | UART1 Transmit/Receive Control Register 1 | U1C1 | 00000010b |
| 00AEh | UART1 Receive Buffer Register | U1RB | XXh |
| 00AFh | 1 | | XXh |
| 00B0h | UART Transmit/Receive Control Register 2 | UCON | 00h |
| 00B1h | , , , , , , , , , , , , , , , , , , , | | |
| 00B2h | | | |
| 00B3h | | | |
| 00B4h | | | |
| 00B5h | + | <u> </u> | |
| 00B6h | | | |
| 00B7h | | | |
| 00B8h | SS Control Register H / IIC bus Control Register 1 ⁽⁴⁾ | SSCRH / ICCR1 | 00h |
| 00B9h | SS Control Register L / IIC bus Control Register 2 ⁽⁴⁾ | SSCRL / ICCR2 | 01111101b |
| 00Bah | SS Mode Register / IIC bus Mode Register (4) | SSMR / ICMR | 00011000b |
| | | | |
| 00BBh | SS Enable Register / IIC bus Interrupt Enable Register ⁽⁴⁾ | SSER / ICIER | 00h |
| 00BCh | SS Status Register / IIC bus Status Register ⁽⁴⁾ | SSSR / ICSR | 00h / 0000X000b |
| 00BDh | SS Mode Register 2 / Slave Address Register ⁽⁴⁾ | SSMR2/SAR | 00h |
| 00BEh | SS Transmit Data Register / IIC bus Transmit Data Register ⁽⁴⁾ | SSTDR / ICDRT | FFh |
| 00BFh | SS Receive Data Register / IIC bus Receive Data Register(4) | SSRDR / ICDRR | FFh |

X: Undefined

- The blank regions are reserved. Do not access locations in these regions.
 In input capture mode.
- 3. In output compare mode.
- 4. Selected by the IICSEL bit in the PMR register.



SFR Information (4)⁽¹⁾ Table 4.4

| Address | Register | Symbol | After reset |
|----------------|---|-----------|-------------|
| 00C0h | A/D Register | AD | XXh |
| 00C1h | | | XXh |
| 00C2h | | | |
| 00C3h | | | |
| 00C4h | | | |
| 00C5h 00C6h | | | |
| 00C7h | | | |
| 00C8h | | | |
| 00C9h | | | |
| 00CAh | | | |
| 00CBh | | | |
| 00CCh | | | |
| 00CDh | | | |
| 00CEh 00CFh | | | |
| 00D0h | | | |
| 00D0h | | | |
| 00D2h | | | |
| 00D3h | | | |
| 00D4h | A/D Control Register 2 | ADCON2 | 00h |
| 00D5h | | 1565 | |
| 00D6h | A/D Control Register 0 | ADCON0 | 00000XXXb |
| 00D7h 00D8h | A/D Control Register 1 | ADCON1 | 00h |
| 00D8h | | | |
| 00DAh | | | |
| 00DBh | | | |
| 00DCh | | | |
| 00DDh | | | |
| 00DEh | | | |
| 00DFh | | | |
| 00E0h 00E1h | Port P1 Register | P1 | XXh |
| 00E111 | Port PT Register | FI | ^^11 |
| 00E3h | Port P1 Direction Register | PD1 | 00h |
| 00E4h | T Give a Birockon recognition | | |
| 00E5h | Port P3 Register | P3 | XXh |
| 00E6h | | | |
| 00E7h | Port P3 Direction Register | PD3 | 00h |
| 00E8h 00E9h | Port P4 Register | P4 | XXh |
| 00EAh | Port P4 Direction Register | PD4 | 00h |
| 00EBh | 1 of 1 4 Direction (Cegister | 1 04 | 0011 |
| 00ECh | | | |
| 00EDh | | | |
| 00EEh | | | |
| 00EFh | | | |
| 00F0h | | | |
| 00F1h 00F2h | | | |
| 00F2fi | | | |
| 00F4h | | | - |
| 00F5h | | | |
| 00F6h | | | |
| 00F7h | | | |
| 00F8h | Port Mode Register | PMR | 00h |
| 00F9h 00FAh | | | |
| 00FBh | | | |
| 00FCh | Pull-Up Control Register 0 | PUR0 | 00XX0000b |
| 00FDh | Pull-Up Control Register 1 | PUR1 | XXXXXX0Xb |
| 00FEh | Port P1 Drive Capacity Control Register | DRR | 00h |
| 00FFh | Timer C Output Control Register | TCOUT | 00h |
| | | | |
| 01B3h | Flash Memory Control Register 4 | FMR4 | 01000000b |
| 01B4h 01B5h | Flash Memory Control Register 1 | FMR1 | 1000000Xb |
| 01B6h | i idani memory Control Negister i | 1 ZIIVI I | 100000000 |
| 01B7h | Flash Memory Control Register 0 | FMR0 | 00000001b |
| | 1 | 1 | 1 |
| 0FFFFh | Optional Function Select Register | OFS | (2) |
| • | · · · · · · · · · · · · · · · · · · · | • | • |

X: Undefined NOTES:

- Blank regions, 0100h to 01B2h and 01B8h to 02FFh are all reserved. Do not access locations in these regions.
 The OFS register cannot be changed by a user program. Use a flash programmer to write to it.

5. Electrical Characteristics

Please contact Renesas Technology sales offices for the electrical characteristics in the Y version (Topr = -20° C to 105° C).

Table 5.1 Absolute Maximum Ratings

| Symbol | Parameter | Condition | Rated Value | Unit |
|--------|-------------------------------|-------------|-----------------------------------|------|
| Vcc | Supply voltage | Vcc = AVcc | -0.3 to 6.5 | V |
| AVcc | Analog supply voltage | Vcc = AVcc | -0.3 to 6.5 | V |
| Vı | Input voltage | | -0.3 to Vcc+0.3 | V |
| Vo | Output voltage | | -0.3 to Vcc+0.3 | V |
| Pd | Power dissipation | Topr = 25°C | 300 | mW |
| Topr | Operating ambient temperature | | -20 to 85 / -40 to 85 (D version) | °C |
| Tstg | Storage temperature | | -65 to 150 | °C |

Table 5.2 Recommended Operating Conditions

| C: mah al | Parameter | | Conditions | | Unit | | |
|-----------|--|--|--|--------|------|--------|-------|
| Symbol | Pa | rameter | Conditions | Min. | Тур. | Max. | Offic |
| Vcc | Supply voltage | | | 2.7 | - | 5.5 | V |
| AVcc | Analog supply volt | age | | 1 | Vcc | - | V |
| Vss | Supply voltage | | | 1 | 0 | - | V |
| AVss | Analog supply volt | age | | 1 | 0 | - | V |
| VIH | Input "H" voltage | | | 0.8Vcc | - | Vcc | V |
| VIL | Input "L" voltage | | | 0 | İ | 0.2Vcc | V |
| IOH(sum) | Peak sum output "H" current | Sum of all pins IOH (peak) | | = | = | -60 | mA |
| IOH(peak) | Peak output "H" cu | urrent | | - | - | -10 | mA |
| IOH(avg) | Average output "H | " current | | - | - | -5 | mA |
| IOL(sum) | Peak sum output "L" currents | Sum of all pins IOL (peak) | | = | = | 60 | mA |
| IOL(peak) | Peak output "L" currents | Except P1_0 to P1_3 | | 1 | - | 10 | mA |
| | | P1_0 to P1_3 | Drive capacity HIGH | - | _ | 30 | mA |
| | | | Drive capacity LOW | - | _ | 10 | mA |
| IOL(avg) | Average output | Except P1_0 to P1_3 | | - | _ | 5 | mA |
| | "L" current | P1_0 to P1_3 | Drive capacity HIGH | - | = | 15 | mA |
| | | | Drive capacity LOW | - | _ | 5 | mA |
| f(XIN) | Peak sum output "L" currents Peak output "L" currents Peak output "L" currents Except P1_0 to I P1_0 to P1_3 Average output "L" current Except P1_0 to I P1_0 to P1_3 Main clock input oscillation frequence System clock OCD2 = 0 | scillation frequency | 3.0 V ≤ Vcc ≤ 5.5 V | 0 | = | 20 | MHz |
| | | | 2.7 V ≤ Vcc < 3.0 V | 0 | = | 10 | MHz |
| = | System clock | OCD2 = 0 | 3.0 V ≤ Vcc ≤ 5.5 V | 0 | = | 20 | MHz |
| | | Main clock selected | 2.7 V ≤ Vcc < 3.0 V | 0 | _ | 10 | MHz |
| | | OCD2 = 1 On-chip oscillator clock selected | HRA01 = 0 Low-speed on-chip oscillator clock selected | - | 125 | - | kHz |
| | | | HRA01 = 1 High-speed on-chip oscillator clock selected | - | 8 | - | MHz |

- 1. Vcc = 2.7 to 5.5 V at T_{opr} = -20 to 85 °C / -40 to 85 °C, unless otherwise specified.
- 2. Typical values when average output current is 100 ms.

| Table 5.3 | A/D Converter | Characteristics |
|-----------|---------------|-----------------|
| | | |

| Symbol | Parameter | | Conditions | Standard | | | Unit |
|---------|--------------------------|-------------------------|---|----------|------|------|------|
| Symbol | | arameter | Conditions | Min. | Тур. | Max. | Unit |
| = | Resolution | | Vref = VCC | - | - | 10 | Bits |
| = | Absolute | 10-bit mode | φAD = 10 MHz, Vref = VCC = 5.0 V | - | - | ±3 | LSB |
| | accuracy | 8-bit mode | φAD = 10 MHz, Vref = VCC = 5.0 V | - | - | ±2 | LSB |
| | | 10-bit mode | ϕ AD = 10 MHz, Vref = VCC = 3.3 V ⁽³⁾ | = | - | ±5 | LSB |
| | | 8-bit mode | ϕ AD = 10 MHz, Vref = VCC = 3.3 V ⁽³⁾ | - | - | ±2 | LSB |
| Rladder | Resistor ladder | 1 | Vref = VCC | 10 | _ | 40 | kΩ |
| tconv | Conversion time | 10-bit mode | φAD = 10 MHz, Vref = VCC = 5.0 V | 3.3 | _ | _ | μS |
| | | 8-bit mode | φAD = 10 MHz, Vref = VCC = 5.0 V | 2.8 | _ | _ | μS |
| Vref | Reference voltage | e | | 2.7 | - | Vcc | V |
| VIA | Analog input volta | age ⁽⁴⁾ | | 0 | = | AVcc | V |
| - | A/D operating clock | Without sample and hold | | 0.25 | - | 10 | MHz |
| | frequency ⁽²⁾ | With sample and hold | | 1 | - | 10 | MHz |

- 1. Vcc = AVcc = 2.7 to 5.5 V at Topr = -20 to 85 °C / -40 to 85 °C, unless otherwise specified.
- 2. If f1 exceeds 10 MHz, divide f1 and ensure the A/D operating clock frequency (ϕ AD) is 10 MHz or below.
- 3. If AVcc is less than 4.2 V, divide f1 and ensure the A/D operating clock frequency (\$\phi_{AD}\$) is f1/2 or below.
- 4. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.




Figure 5.1 Port P1, P3, and P4 Measurement Circuit




Figure 5.2 **Transition Time to Suspend**

Table 5.6 **Voltage Detection 1 Circuit Electrical Characteristics**

| Symbol | Parameter | Condition | | Standard | | Unit |
|---------|--|------------------------|------|----------|--------------------------|-------|
| Symbol | Farameter | Condition | Min. | Тур. | Max. 3.00 - 100 | Offic |
| Vdet1 | Voltage detection level ⁽³⁾ | | 2.70 | 2.85 | 3.00 | V |
| = | Voltage detection circuit self power consumption | VCA26 = 1, Vcc = 5.0 V | = | 600 | = | nA |
| td(E-A) | Waiting time until voltage detection circuit operation starts ⁽²⁾ | | = | = | 100 | μS |
| Vccmin | MCU operating voltage minimum value | | 2.7 | = | = | V |

NOTES:

- 1. The measurement condition is Vcc = 2.7 V to 5.5 V and T_{opr} = -40°C to 85 °C.
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
- 3. Ensure that Vdet2 > Vdet1.

Table 5.7 **Voltage Detection 2 Circuit Electrical Characteristics**

| Symbol | Parameter | Condition | | Standard | | Unit |
|---------|--|------------------------|------|--------------------------------|-------|------|
| Symbol | Farameter | Condition | Min. | Typ. Max. 3.30 3.60 40 - 600 - | Offic | |
| Vdet2 | Voltage detection level ⁽⁴⁾ | | 3.00 | 3.30 | 3.60 | V |
| _ | Voltage monitor 2 interrupt request generation time ⁽²⁾ | | _ | 40 | _ | μS |
| _ | Voltage detection circuit self power consumption | VCA27 = 1, Vcc = 5.0 V | - | 600 | - | nA |
| td(E-A) | Waiting time until voltage detection circuit operation starts ⁽³⁾ | | ı | = | 100 | μS |

- The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40°C to 85 °C.
 Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.
- 4. Ensure that Vdet2 > Vdet1.



Table 5.13 Timing Requirements of I²C bus Interface (1)

| Cumbal | Doromotor | Condition | S | tandard | | Lloit |
|-------------|---|-----------|---------------------------|---------|----------------------|-------|
| Symbol | Parameter | Condition | Min. | Тур. | Max. | Unit |
| tscl | SCL input cycle time | | 12tcyc+600 ⁽²⁾ | | - | ns |
| tsclh | SCL input "H" width | | 3tcyc+300 ⁽²⁾ | - | - | ns |
| tscll | SCL input "L" width | | 5tcyc+300 ⁽²⁾ | = | = | ns |
| t sf | SCL, SDA input fall time | | = | = | 300 | ns |
| tsp | SCL, SDA input spike pulse rejection time | | - | _ | 1tcyc ⁽²⁾ | ns |
| tBUF | SDA input bus-free time | | 5tcyc(2) | = | = | ns |
| tstah | Start condition input hold time | | 3tcyc ⁽²⁾ | - | - | ns |
| tstas | Retransmit start condition input setup time | | 3tcyc(2) | = | = | ns |
| tstos | Stop condition input setup time | | 3tcyc ⁽²⁾ | = | = | ns |
| tsdas | Data input setup time | | 1tcyc+20 ⁽²⁾ | = | - | ns |
| tsdah | Data input hold time | | 0 | - | - | ns |

- 1. Vcc = 2.7 to 5.5 V, Vss = 0 V and Ta = -20 to 85 °C / -40 to 85 °C, unless otherwise specified.
- 2. 1tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I²C bus Interface

Table 5.14 Electrical Characteristics (1) [Vcc = 5 V]

| Cumbal | Doros | motor | Cond | dition | St | andard | | Unit |
|---------|----------------------------|---|------------------------|---------------|-----------|--------|------|------|
| Symbol | Parar | neter | Cond | lition | Min. | Тур. | Max. | Unit |
| Vон | Output "H" voltage | Except Xout | Iон = -5 mA | | Vcc - 2.0 | - | Vcc | V |
| | | | Ιοн = -200 μΑ | | Vcc - 0.3 | - | Vcc | V |
| | | Хоит | Drive capacity HIGH | Iон = -1 mA | Vcc - 2.0 | = | Vcc | V |
| | | | Drive capacity LOW | ΙΟΗ = -500 μΑ | Vcc - 2.0 | _ | Vcc | V |
| Vol | Output "L" voltage | Except P1_0 to | IoL = 5 mA | | - | _ | 2.0 | V |
| | | P1_3, XOUT | - | _ | 0.45 | V | | |
| | | P1_0 to P1_3 | Drive capacity HIGH | IOL = 15 mA | - | = | 2.0 | V |
| | | | Drive capacity LOW | IOL = 5 mA | = | _ | 2.0 | V |
| | | | Drive capacity LOW | ΙΟL = 200 μΑ | - | _ | 0.45 | V |
| | | Хоит | Drive capacity HIGH | IOL = 1 mA | = | = | 2.0 | V |
| | | | Drive capacity LOW | IOL = 500 μA | - | _ | 2.0 | V |
| VT+-VT- | Hysteresis | INT0, INT1, INT3, KI0, KI1, KI2, KI3, CNTR0, CNTR1, TCIN, RXD0 | | | 0.2 | - | 1.0 | V |
| | | RESET | | | 0.2 | - | 2.2 | V |
| Іін | Input "H" current | 1 | VI = 5 V | | _ | - | 5.0 | μА |
| lıL | Input "L" current VI = 0 V | | - | - | -5.0 | μΑ | | |
| RPULLUP | Pull-up resistance | | VI = 0 V | | 30 | 50 | 167 | kΩ |
| RfXIN | Feedback resistance | XIN | | | - | 1.0 | - | MΩ |
| fring-s | Low-speed on-chip of | scillator frequency | | | 40 | 125 | 250 | kHz |
| VRAM | RAM hold voltage | | During stop mode | | 2.0 | - | - | V |

^{1.} Vcc = 4.2 to 5.5 V at Topr = -20 to 85 °C / -40 to 85 °C, f(XIN) = 20 MHz, unless otherwise specified.


Electrical Characteristics (2) [Vcc = 5 V] (Topr = -40 to 85 $^{\circ}$ C, unless otherwise specified.) **Table 5.15**

| Symbol | Parameter | 1 | Condition | | Standard | | Unit |
|--------|---|--|--|------|----------|------|----------|
| Cymbol | 1 didiliotoi | | Condition | Min. | Тур. | Max. | 01110 |
| Icc | Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, | High-speed mode | XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | I | 9 | 15 | mA |
| | other pins are Vss, A/D converter is stopped | | XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | - 8 | 14 | mA | |
| | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division Medium- XIN = 20 MHz (square wave) | - | 5 | _ | mA | |
| | speed mode High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 XIN = 16 MHz (square wave) | I | 4 | - | mA | | |
| | | | XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | = | 3 | _ | mA mA |
| | | | XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | _ | 2 | _ | mA |
| | on- osc | High-speed on-chip oscillator mode | Main clock off High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz No division | - | 4 | 8 | mA |
| | | | Main clock off High-speed on-chip oscillator on = 8 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | ı | 1.5 | _ | mA |
| | | Low-speed on-chip oscillator mode | Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 FMR47 = 1 | - | 110 | 300 | μА |
| | | Wait mode | Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = 0 | - | 40 | 80 | μΑ |
| | | Wait mode | Main clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = 0 | _ | 38 | 76 | μΑ |
| | | Stop mode | Main clock off, Topr = 25 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = 0 | = | 0.8 | 3.0 | μΑ |

Table 5.19 Serial Interface

| Symbol | Parameter | Stan | dard | Unit |
|----------|------------------------|------|------|-------|
| | Falanetei | Min. | Max. | Offic |
| tc(CK) | CLKi input cycle time | 200 | = | ns |
| tW(CKH) | CLKi input "H" width | 100 | - | ns |
| tW(CKL) | CLKi input "L" width | 100 | - | ns |
| td(C-Q) | TXDi output delay time | - | 50 | ns |
| th(C-Q) | TXDi hold time | 0 | - | ns |
| tsu(D-C) | RXDi input setup time | 50 | = | ns |
| th(C-D) | RXDi input hold time | 90 | - | ns |

i = 0 or 1




Serial Interface Timing Diagram when Vcc = 5 V Figure 5.11


Table 5.20 External Interrupt INTO Input

| Symbol | Parameter | Stan | dard | Unit |
|---------|----------------------|--------------------|------|-------|
| Symbol | raidilletei | Min. Max. | | Offic |
| tw(INH) | INTO input "H" width | 250 ⁽¹⁾ | - | ns |
| tw(INL) | INTO input "L" width | 250 ⁽²⁾ | = | ns |

- 1. When selecting the digital filter by the INT0 input filter select bit, use an INT0 input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INT0 input filter select bit, use an INT0 input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.



External Interrupt INTO Input Timing Diagram when Vcc = 5 V Figure 5.12



Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the responsibility of the selection of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described in this document of the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan notice. Before purchasing or using any Renesas products listed in this document, in the such procedure in the procedure of the date this document, in the such and the procedure in the such and the



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510