



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, SIO, SSU, UART/USART
Peripherals	LED, POR, Voltage Detect, WDT
Number of I/O	13
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-WFQFN Exposed Pad
Supplier Device Package	28-HWQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f211b4np-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.2 Performance Overview

Table 1.1 outlines the Functions and Specifications for R8C/1A Group and Table 1.2 outlines the Functions and Specifications for R8C/1B Group.

 Table 1.1
 Functions and Specifications for R8C/1A Group

NOTE:

1. I²C bus is a trademark of Koninklijke Philips Electronics N. V.

2. Please contact Renesas Technology sales offices for the Y version.



1.3 Block Diagram

Figure 1.1 shows a Block Diagram.



Figure 1.1 Block Diagram









				I/O Pin	Functions	for Peripheral N	/lodules	
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	l ² C bus Interface	A/D Converter
1		P3_5		CMP1_2		SSCK	SCL	
2		P3_7		CNTR0	TXD1	SSO		
3	RESET							
4	XOUT	P4_7						
5	VSS/AVSS							
6	XIN	P4_6						
7	VCC/AVCC							
8	MODE							
9		P4_5	INT0		RXD1			
10		P1_7	INT10	CNTR00				
11		P1_6			CLK0	SSI01		
12		P1_5	INT11	CNTR01	RXD0			
13		P1_4			TXD0			
14		P1_3	KI3	TZOUT				AN11
15		P1_2	KI2	CMP0_2				AN10
16	VREF	P4_2						
17		P1_1	KI1	CMP0_1				AN9
18		P1_0	KI0	CMP0_0				AN8
19		P3_3	INT3	TCIN/ CMP1_0		SSI00		
20		P3_4		CMP1_1		SCS	SDA	

Table 1.6 Pin Name Information by Pin Number of PLSP0020JB-A, PRDP0020BA-A Packages

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.





CPU Register

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

Address	Register	Symbol	After reset
0080h	Timer Z Mode Register	TZMR	00h
0081h			
0082h			
0083h			
0084h	Timer Z Waveform Output Control Register	PUM	00h
0085h	Prescaler Z Register	PREZ	FFh
0086h	Timer Z Secondary Register	TZSC	FFh
0087h	Timer Z Primary Register	TZPR	FFh
0088h			
0089h			
008Ah	Timer Z Output Control Register	TZOC	00h
008Bh	Timer X Mode Register	TXMR	00h
008Ch	Prescaler X Register	PREX	FFh
008Dh	Timer X Register	ТХ	FFh
008Eh	Timer Count Source Setting Register	TCSS	00h
008Fh			
0090h	Timer C Register	TC	00h
0091h			00h
0092h			
0093h			
0094h			
0095h 0096h	External Input Enable Pagister	INTEN	00h
0096h 0097h	External Input Enable Register	INTEN	UUII
0097h 0098h	Key Input Enable Register	KIEN	00h
0098h		RIEN	0011
009Ah	Timer C Control Register 0	TCC0	00h
009Bh	Timer C Control Register 1	TCC1	00h
009Ch	Capture, Compare 0 Register	TMO	0000h ⁽²⁾
009Dh			FFFFh ⁽³⁾
009Eh	Compare 1 Register	TM1	FFh
009Eh			FFh
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UARTO Bit Rate Generator	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	UOTB	XXh
00A3h	Ť		XXh
00A4h	UART0 Transmit/Receive Control Register 0	UOCO	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
00A9h	UART1 Bit Rate Generator	U1BRG	XXh
00AAh	UART1 Transmit Buffer Register	U1TB	XXh
00ABh			XXh
00ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
00ADh	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
00AEh	UART1 Receive Buffer Register	U1RB	XXh
00AFh	LIADT Transmit/Dessitys Original Destination		XXh
00B0h	UART Transmit/Receive Control Register 2	UCON	00h
00B1h			
00B2h 00B3h			
00B3h 00B4h			
00B4h			
00B6h			
00B0h			
00B8h	SS Control Register H / IIC bus Control Register 1 ⁽⁴⁾	SSCRH / ICCR1	00h
00B9h	SS Control Register L / IIC bus Control Register 2 ⁽⁴⁾	SSCRL / ICCR2	01111101b
00BAh	SS Mode Register / IIC bus Mode Register ⁽⁴⁾	SSORE / ICOR2	00011000b
00BAh 00BBh	SS Mode Register / IIC bus Mode Register ⁽⁴⁾	SSER / ICIER	0001100000 00h
00BBh 00BCh	SS Enable Register / IIC bus Interrupt Enable Register(4) SS Status Register / IIC bus Status Register ⁽⁴⁾	SSSR / ICIER	00h / 0000X000b
00BCh 00BDh		SSSR / ICSR SSMR2 / SAR	
	SS Mode Register 2 / Slave Address Register ⁽⁴⁾		00h
00BEh	SS Transmit Data Register / IIC bus Transmit Data Register ⁽⁴⁾	SSTDR / ICDRT	FFh
00BFh	SS Receive Data Register / IIC bus Receive Data Register ⁽⁴⁾	SSRDR / ICDRR	FFh

SFR Information (3)⁽¹⁾ Table 4.3

X: Undefined

NOTES:

The blank regions are reserved. Do not access locations in these regions.
 In input capture mode.

3. In output compare mode.

4. Selected by the IICSEL bit in the PMR register.



Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
00C1h			XXh
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h 00C9h			
00C9h			
00CAn 00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Control Register 2	ADCON2	00h
00D5h			000000
00D6h 00D7h	A/D Control Register 0 A/D Control Register 1	ADCON0 ADCON1	00000XXXb 00h
00D7h 00D8h		ADCONT	0011
00D8h			1
00D3h			1
00DBh			1
00DCh			
00DDh			
00DEh			
00DFh			
00E0h			
00E1h	Port P1 Register	P1	XXh
00E2h		55 /	
00E3h	Port P1 Direction Register	PD1	00h
00E4h 00E5h	Port P3 Register	P3	XXh
00E6h		FJ	~~!!
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h	· · · · · · · · · · · · · · · · · · ·		
00EAh	Port P4 Direction Register	PD4	00h
00EBh			
00ECh			
00EDh			
00EEh			
00EFh			
00F0h 00F1h			
00F1h 00F2h			
00F2h			1
00F4h			1
00F5h			1
00F6h		1	1
00F7h			
00F8h	Port Mode Register	PMR	00h
00F9h			
00FAh			
00FBh	Dull Us Control Desister 0	DUDO	00XX0000h
00FCh 00FDh	Pull-Up Control Register 0 Pull-Up Control Register 1	PUR0 PUR1	00XX0000b XXXXXX0Xb
00FDh 00FEh	Port P1 Drive Capacity Control Register	DRR	00h
00FEh	Timer C Output Control Register	TCOUT	00h
01B3h	Flash Memory Control Register 4	FMR4	0100000b
01B4h			1
01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B6h			
01B7h	Flash Memory Control Register 0	FMR0	0000001b
	Optional Function Select Register	OFS	(2)
0FFFFh			1.0.0

SFR Information (4)⁽¹⁾ Table 4.4

X: Undefined

NOTES:

Blank regions, 0100h to 01B2h and 01B8h to 02FFh are all reserved. Do not access locations in these regions.
 The OFS register cannot be changed by a user program. Use a flash programmer to write to it.

RENESAS

Cumbal	Parameter	Conditions		Linit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
-	Program/erase endurance ⁽²⁾	R8C/1A Group	100 ⁽³⁾	-	-	times
		R8C/1B Group	1,000 ⁽³⁾	-	-	times
-	Byte program time		-	50	400	μs
-	Block erase time		-	0.4	9	s
td(SR-SUS)	Time delay from suspend request until suspend		-	-	97+CPU clock × 6 cycles	μS
-	Interval from erase start/restart until following suspend request		650	-	-	μS
-	Interval from program start/restart until following suspend request		0	-	-	ns
-	Time from suspend until program/erase restart		_	_	3+CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.7	_	5.5	V
-	Program, erase temperature		0	-	60	°C
-	Data hold time ⁽⁸⁾	Ambient temperature = 55 °C	20	-	-	year

Table 5.4 Flash Memory (Program ROM) Electrical Characteristics

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60 $^{\circ}$ C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 4. If emergency processing is required, a suspend request can be generated independent of this characteristic. In that case the normal time delay to suspend can be applied to the request. However, we recommend that a suspend request with an interval of less than 650 µs is only used once because, if the suspend state continues, erasure cannot operate and the incidence of erasure error rises.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the number of erase operations between block A and block B can further reduce the effective number of rewrites. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring programming/erasure failure rate information should contact their Renesas technical support representative.
- 8. The data hold time includes time that the power supply is off or the clock is not supplied.

Symbol	Parameter	Conditions		Unit		
Symbol	Falameter	Conditions	Min.	. Typ. Max.		Unit
-	Program/erase endurance ⁽²⁾		10,000 ⁽³⁾	-	-	times
-	Byte program time (Program/erase endurance \leq 1,000 times)		-	50	400	μS
_	Byte program time (Program/erase endurance > 1,000 times)		_	65	_	μS
-	Block erase time (Program/erase endurance ≤ 1,000 times)		-	0.2	9	S
_	Block erase time (Program/erase endurance > 1,000 times)		-	0.3	_	S
td(SR-SUS)	Time Delay from suspend request until suspend		-	_	97+CPU clock × 6 cycles	μS
-	Interval from erase start/restart until following suspend request		650	_	_	μS
_	Interval from program start/restart until following suspend request		0	_	_	ns
-	Time from suspend until program/erase restart		-	_	3+CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	-	5.5	V
-	Read voltage		2.7	_	5.5	V
-	Program, erase temperature		-20 ⁽⁸⁾	-	85	°C
-	Data hold time ⁽⁹⁾	Ambient temperature = 55 °C	20	_	-	year

Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85 °C / -40 to 85 °C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

- 4. If emergency processing is required, a suspend request can be generated independent of this characteristic. In that case the normal time delay to suspend can be applied to the request. However, we recommend that a suspend request with an interval of less than 650 μs is only used once because, if the suspend state continues, erasure cannot operate and the incidence of erasure error rises.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.

6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

- 7. Customers desiring programming/erasure failure rate information should contact their Renesas technical support representative.
- 8. -40 °C for D version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.



Figure 5.2 **Transition Time to Suspend**

Table 5.6 **Voltage Detection 1 Circuit Electrical Characteristics**

Symbol	Parameter	Condition	Standard			Unit
Symbol	Falameter	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level ⁽³⁾		2.70	2.85	3.00	V
-	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	-	600	-	nA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		-	-	100	μS
Vccmin	MCU operating voltage minimum value		2.7	-	-	V

NOTES:

1. The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40°C to 85 °C.

- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
- 3. Ensure that Vdet2 > Vdet1.

Table 5.7 **Voltage Detection 2 Circuit Electrical Characteristics**

Symbol	Parameter	Parameter Condition		Standard			Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit	
Vdet2	Voltage detection level ⁽⁴⁾		3.00	3.30	3.60	V	
-	Voltage monitor 2 interrupt request generation time ⁽²⁾		-	40	-	μS	
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	600	-	nA	
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		I	I	100	μS	

NOTES:

The measurement condition is Vcc = 2.7 V to 5.5 V and Topr = -40°C to 85 °C.
 Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

4. Ensure that Vdet2 > Vdet1.



RENESAS

Timing Requirements (Unless otherwise specified: Vcc = 5 V, Vss = 0 V at Ta = 25 °C) [Vcc = 5 V]

Table 5.16 XIN Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(XIN)	XIN input cycle time	50	-	ns	
twh(xin)	XIN input "H" width	25	-	ns	
twl(XIN)	XIN input "L" width	25	-	ns	



Figure 5.8 XIN Input Timing Diagram when Vcc = 5 V

Table 5.17 CNTR0 Input, CNTR1 Input, INT1 Input

Symbol	Parameter		Standard	
Symbol	0) CNTR0 input cycle time TR0) CNTR0 input "H" width	Min.	Max.	Unit
tc(CNTR0)	CNTR0 input cycle time	100	-	ns
tWH(CNTR0)	CNTR0 input "H" width	40	-	ns
tWL(CNTR0)	CNTR0 input "L" width	40	-	ns



Figure 5.9 CNTR0 Input, CNTR1 Input, INT1 Input Timing Diagram when Vcc = 5 V

Table 5.18 TCIN Input, INT3 Input

Symbol	Parameter		Standard		
Symbol	Falanielei	Min.	Max.	Unit	
tc(TCIN)	TCIN input cycle time	400(1)	-	ns	
twh(tcin)	TCIN input "H" width	200(2)	-	ns	
twl(tcin)	TCIN input "L" width	200(2)	-	ns	

NOTES:

- 1. When using timer C input capture mode, adjust the cycle time to (1/timer C count source frequency x 3) or above.
- 2. When using timer C input capture mode, adjust the pulse width to (1/timer C count source frequency x 1.5) or above.



Figure 5.10 TCIN Input, INT3 Input Timing Diagram when Vcc = 5 V

Timing requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Ta = 25 °C) [Vcc = 3 V]

Table 5.23 XIN Input

Symbol	Parameter	Standard		Unit
		Min.	Max.	Unit
tc(XIN)	XIN input cycle time	100	-	ns
twh(xin)	XIN input "H" width	40	-	ns
twl(XIN)	XIN input "L" width	40	-	ns



Figure 5.13 XIN Input Timing Diagram when VCC = 3 V

Table 5.24 CNTR0 Input, CNTR1 Input, INT1 Input

Symbol	Parameter	Standard		Unit
	Falameter		Max.	
tc(CNTR0)	CNTR0 input cycle time	300	-	ns
tWH(CNTR0)	CNTR0 input "H" width	120	-	ns
tWL(CNTR0)	CNTR0 input "L" width	120	-	ns



Figure 5.14 CNTR0 Input, CNTR1 Input, INT1 Input Timing Diagram when Vcc = 3 V

Table 5.25 TCIN Input, INT3 Input

Symbol	Parameter	Standard		Unit
	Falameter		Max.	
tc(TCIN)	TCIN input cycle time	1,200(1)	-	ns
twh(tcin)	TCIN input "H" width	600(2)	-	ns
twl(tcin)	TCIN input "L" width	600 ⁽²⁾	-	ns

NOTES:

- 1. When using the timer C input capture mode, adjust the cycle time to (1/timer C count source frequency x 3) or above.
- 2. When using the timer C input capture mode, adjust the width to (1/timer C count source frequency x 1.5) or above.



Figure 5.15 TCIN Input, INT3 Input Timing Diagram when Vcc = 3 V





REVISION HISTORY

R8C/1A Group, R8C/1B Group Datasheet

Pour Doto			Description	
Rev. Date	Page	Summary		
0.10	Feb 18, 2005	-	First Edition issued	
0.20	Jun 01, 2005	2, 3	Tables 1.1, 1.2: Item name changed	
		9	Table 1.5: Timer C's Pin name revised, Reference Voltage Input Description revised	
0.30	Jul 04, 2005	16	Table 4.1 the value after reset revised; 0009h address "XXXXX00b" \rightarrow "00h", 000Ah address "00XXX000b" \rightarrow "00h", 001Eh address "XXXXX000b" \rightarrow "00h".	
		17	Table 4.2 004Fh address; "SSU/IIC Interrupt Control Register, SSUAIC/ IIC2AIC, XXXXX000b" added	
		18	Table 4.3 the value after reset revised; 00BCh address "00h" → "00h / 0000X000b"	
		20 to 39	5. Electrical Characteristics added	
1.00	Sep 01, 2005	all pages	"Under development" deleted	
		3	Table 1.2 Performance Outline of the R8C/1B Group;Flash Memory: (Data area) \rightarrow (Data flash)(Program area) \rightarrow (Program ROM) revised	
		4	Figure 1.1 Block Diagram; "Peripheral Function" added, "System Clock Generation" → "System Clock Generator" revised	
		5	Table 1.3 Product Information of R8C/1A Group; "(D)" and "(D): Under development" deleted	
		6	Table 1.4 Product Information of R8C/1B Group; "(D)" and "(D): Under development" deleted ROM capacity: (Program area) \rightarrow (Program ROM), (Data area) \rightarrow (Data flash) revised	
		9	Table 1.5 Pin Description; Power Supply Input: "VCC/AVCC" \rightarrow "VCC", "VSS/AVSS" \rightarrow "VSS" revised Analog Power Supply Input: added	
		11	Figure 2.1 CPU Register; "Reserved Area" → "Reserved Bit" revised	
		13	2.8.10 Reserved Area; "Reserved Area" \rightarrow "Reserved Bit" revised	
		15	 3.2 R8C/1B Group, Figure 3.2 Memory Map of R8C/1B Group; "Data area" → "Data flash", "Program area" → "Program ROM" revised 	

REVISION HISTORY

R8C/1A Group, R8C/1B Group Datasheet

Davi	Dete		Description	
Rev.	Date	Page	Summary	
1.00	Sep 01, 2005	18	Table 4.3 SFR Information(3);0085h:"Prescaler Z" \rightarrow "Prescaler Z Register"0086h:"Timer Z Secondary" \rightarrow "Timer Z Secondary Register"0087h:"Timer Z Primary" \rightarrow "Timer Z Primary Register"008Ch:"Prescaler X" \rightarrow "Prescaler X Register"008Dh:"Timer X" \rightarrow "Timer X Register"0090h, 0091h: "Timer C" \rightarrow "Timer C Register" revised	
		21	Table 5.3 A/D Converter Characteristics; Vref and VIA: Standard value, NOTE4 revised	
		22	Table 5.4 Flash Memory (Program ROM) Electrical Characteristics; NOTES3 and 5 revised, NOTE8 deleted	
		23	Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics; NOTES1 and 3 revised	
		25	Table 5.8 Reset Circuit Electrical Characteristics (When Using Voltage Monitor 1 Reset); NOTE2 revised	
		26	Table 5.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics; "High-Speed On-Chip Oscillator" → "High-Speed On-Chip Oscillator Frequency" revised, NOTE2 added	
		33	Table 5.15 Electrical Characteristics (2) [Vcc = 5V]; NOTE1 deleted	
		37	Table 5.22 Electrical Characteristics (4) [Vcc = 3V]; NOTE1 deleted	
1.10	Dec 16, 2005	-	Products of PWQN0028KA-B package included	
		5, 6	Table 1.3, Table 1.4 revised	
		24	Table 5.4 Flash Memory (Program ROM) Electrical Characteristics; NOTE 8 added, Topr \rightarrow Ambient temperature	
		25	Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics; NOTE 9 added, Topr \rightarrow Ambient temperature	
		28	Table 5.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics; NOTE 3 added	
		29	Table 5.12; tSA and tOR revised, NOTE: 1. VCC = 2.2 to \rightarrow 2.7 to	
		33	Table 5.13; NOTE: 1. VCC = 2.2 to \rightarrow 2.7 to	
		35, 39	Table 5.15, Table 5.22; The title revised, Condition of Stop Mode added	
		37, 41	Table 5.19, Table 5.26; td(C-Q) and tsu(D-C) revised	
		42, 43	Package Dimensions revised	
1.20	Mar 31, 2006	5, 6	Table 1.3, Table 1.4; Type No. added, deleted	
		16, 17	Figure 3.1, Figure 3.2; Part Number added, deleted	
		24, 25	Table 5.4, Table 5.5; Conditions: VCC = 5.0 V at Topr = 25 °C deleted,	
1.30	Oct 03, 2006	all pages	Y version added Factory programming product added	

REVISION HISTORY

R8C/1A Group, R8C/1B Group Datasheet

Rev.	Date	Description		
	Dale	Page	Summary	
1.30	Oct 03, 2006	1	1.1 "portable equipment" added	
		2, 3	Table 1.1, Table 1.2; Specification Interrupts: "Internal: 9 sources" \rightarrow "Internal: 11 sources"	
		24	Table 5.2; Parameter: System clock added	
		45	Package Dimensions; PWQN0028KA-B revised	
1.40	Dec 08, 2006	20	Table 4.1; 000Fh: After reset "000XXXXXb" \rightarrow "00X11111b"	
		24	Table 19.2; Parameter: OCD2 = 1 On-chip oscillator clock selected revised	

RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
 Pines
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for the intersect on the information in this document.
 The document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for the tendology described in this document.
 The order data. diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date their document with a pay with use. When exporting the products or the tendology described herein, you should follow the applicable export control laws and regulations, and proceedures required by such laws and regulations.
 Al Information included in this document, but as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date their document, when the set of the date their document, and the date their document, and the date their document in the date their document.
 Renesas has used reasonable care in compiling the information in this document, but Renesas assumes no liability whatsoever for any damages incurred as a disclosed through provide sector of the date their document in the date their document.
 When using or otherwise regulations in the information in this document. Dut Renesas as submittee or document and the date their document.
 When using or otherwise regulation the date date document.
 When using or otherwise regulation the date



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com