



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | I ² C, LINbus, SPI, TSI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, I ² S, LVD, POR, PWM, WDT |
| Number of I/O | 54 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V |
| Data Converters | A/D - 16bit; D/A - 12bit |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-LQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mkl16z32vlh4 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Ratings 1

Thermal handling ratings 1.1

Table 1. Thermal handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|-------------------------------|------|------|------|-------|
| T _{STG} | Storage temperature | -55 | 150 | °C | 1 |
| T _{SDR} | Solder temperature, lead-free | _ | 260 | °C | 2 |

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

Moisture handling ratings 1.2

Table 2. Moisture handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------|
| MSL | Moisture sensitivity level | | 3 | | 1 |

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

1.3 ESD handling ratings

Table 3. ESD handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|---|-------|-------|------|-------|
| V _{HBM} | Electrostatic discharge voltage, human body model | -2000 | +2000 | V | 1 |
| V _{CDM} | Electrostatic discharge voltage, charged-device model | -500 | +500 | V | 2 |
| I _{LAT} | Latch-up current at ambient temperature of 105 °C | -100 | +100 | mA | 3 |

1. Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM).

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

Determined according to JEDEC Standard JESD78, IC Latch-Up Test.



| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|--------------------|---|------|------|------|------|-------|
| V _{LVW1H} | Level 1 falling (LVWV = 00) | 2.62 | 2.70 | 2.78 | V | |
| V_{LVW2H} | Level 2 falling (LVWV = 01) | 2.72 | 2.80 | 2.88 | V | |
| V _{LVW3H} | Level 3 falling (LVWV = 10) | 2.82 | 2.90 | 2.98 | V | |
| V_{LVW4H} | • Level 4 falling (LVWV = 11) | 2.92 | 3.00 | 3.08 | V | |
| V _{HYSH} | Low-voltage inhibit reset/recover hysteresis — high range | _ | ±60 | _ | mV | _ |
| V _{LVDL} | Falling low-voltage detect threshold — low range (LVDV=00) | 1.54 | 1.60 | 1.66 | V | _ |
| | Low-voltage warning thresholds — low range | | | | | 1 |
| V _{LVW1L} | Level 1 falling (LVWV = 00) | 1.74 | 1.80 | 1.86 | v | |
| V _{LVW2L} | Level 2 falling (LVWV = 01) | 1.84 | 1.90 | 1.96 | v | |
| V _{LVW3L} | Level 3 falling (LVWV = 10) | 1.94 | 2.00 | 2.06 | v | |
| V _{LVW4L} | • Level 4 falling (LVWV = 11) | 2.04 | 2.10 | 2.16 | v | |
| V _{HYSL} | Low-voltage inhibit reset/recover hysteresis — low range | — | ±40 | — | mV | _ |
| V _{BG} | Bandgap voltage reference | 0.97 | 1.00 | 1.03 | V | — |
| t _{LPO} | Internal low power oscillator period — factory trimmed | 900 | 1000 | 1100 | μs | — |

 Table 6.
 V_{DD} supply LVD and POR operating requirements (continued)

1. Rising thresholds are falling threshold + hysteresis voltage

2.2.3 Voltage and current operating behaviors Table 7. Voltage and current operating behaviors

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|--|----------------------------------|------------|--------|-------|
| V _{OH} | Output high voltage — Normal drive pad (except RESET_b) • 2.7 V ≤ V _{DD} ≤ 3.6 V, I _{OH} = -5 mA | V _{DD} – 0.5 | _ | V | 1, 2 |
| | • $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OH}} = -2.5 \text{ mA}$ | V _{DD} – 0.5 | — | V | |
| V _{OH} | Output high voltage — High drive pad (except RESET_b) • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OH} = -20 mA • 1.71 V \leq V _{DD} \leq 2.7 V, I _{OH} = -10 mA | $V_{DD} - 0.5$ $V_{DD} - 0.5$ | | V V | 1, 2 |
| I _{OHT} | Output high current total for all ports | — | 100 | mA | |
| V _{OL} | Output low voltage — Normal drive pad • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 5 mA • 1.71 V \leq V _{DD} \leq 2.7 V, I _{OL} = 2.5 mA | | 0.5 0.5 | V V | 1 |



| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|--|------|-------|------|-------|
| V _{OL} | Output low voltage — High drive pad | | | | 1 |
| | • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 20 mA | _ | 0.5 | V | |
| | • $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OL}} = 10 \text{ mA}$ | _ | 0.5 | V | |
| I _{OLT} | Output low current total for all ports | _ | 100 | mA | |
| I _{IN} | Input leakage current (per pin) for full temperature range | _ | 1 | μA | 3 |
| I _{IN} | Input leakage current (per pin) at 25 °C | _ | 0.025 | μA | 3 |
| I _{IN} | Input leakage current (total all pins) for full temperature range | _ | 65 | μA | 3 |
| I _{OZ} | Hi-Z (off-state) leakage current (per pin) | — | 1 | μA | |
| R _{PU} | Internal pullup resistors | 20 | 50 | kΩ | 4 |

Table 7. Voltage and current operating behaviors (continued)

1. PTB0, PTB1, PTD6, and PTD7 I/O have both high drive and normal drive capability selected by the associated PTx_PCRn[DSE] control bit. All other GPIOs are normal drive only.

2. The reset pin only contains an active pull down device when configured as the RESET signal or as a GPIO. When configured as a GPIO output, it acts as a pseudo open drain output.

3. Measured at $V_{DD} = 3.6 V$

4. Measured at V_{DD} supply voltage = V_{DD} min and Vinput = V_{SS}

2.2.4 Power mode transition operating behaviors

All specifications except t_{POR} and VLLSx \rightarrow RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 48 MHz
- Bus and flash clock = 24 MHz
- FEI clock mode

POR and VLLSx \rightarrow RUN recovery use FEI clock mode at the default CPU and system frequency of 21 MHz, and a bus and flash clock frequency of 10.5 MHz.

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|------------------|---|------|------|------|------|-------|
| t _{POR} | After a POR event, amount of time from the point V_{DD} reaches 1.8 V to execution of the first instruction across the operating temperature range of the chip. | | | 300 | μs | 1 |
| | • VLLS0 \rightarrow RUN | _ | 106 | 120 | μs | |
| | | | | | | |





| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|--------|---------------------------|------|------|------|------|-------|
| | • VLLS1 → RUN | — | 105 | 117 | μs | |
| | • VLLS3 \rightarrow RUN | _ | 47 | 54 | μs | |
| | • LLS \rightarrow RUN | _ | 4.5 | 5.0 | μs | |
| | • VLPS → RUN | | 4.5 | 5.0 | μs | |
| | • STOP → RUN | | 4.5 | 5.0 | μs | |

 Table 8. Power mode transition operating behaviors (continued)

1. Normal boot (FTFA_FOPT[LPBOOT]=11).

2.2.5 Power consumption operating behaviors

The maximum values stated in the following table represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

| Symbol | Description | Temp. | Тур. | Max | Unit | Note |
|-----------------------|--|-----------|------|----------|------|------|
| I _{DDA} | Analog supply current | — | _ | See note | mA | 1 |
| IDD_RUNCO_ CM | Run mode current in compute operation - 48 MHz core / 24 MHz flash/ bus disabled, LPTMR running using 4 MHz internal reference clock, CoreMark® benchmark code executing from flash, at 3.0 V | | 6.1 | _ | mA | 2 |
| I _{DD_RUNCO} | Run mode current in compute operation - 48 MHz core / 24 MHz flash / bus clock disabled, code of while(1) loop executing from flash, at 3.0 V | _ | 3.8 | 4.4 | mA | 3 |
| I _{DD_RUN} | Run mode current - 48 MHz core / 24 MHz bus and flash, all peripheral clocks disabled, code executing from flash, at 3.0 V | - | 4.6 | 5.2 | mA | 3 |
| I _{DD_RUN} | MHz bus and flash, all peripheral a clocks enabled, code executing from | at 25 °C | 6.0 | 6.2 | mA | 3, 4 |
| | | at 70 °C | 6.2 | 6.4 | mA | |
| | | at 125 °C | 6.2 | 6.5 | mA | |

Table 9. Power consumption operating behaviors

Table continues on the next page...



The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.

- 2. V_{DD} = 3.3 V, T_A = 25 °C, f_{OSC} = 8 MHz (crystal), f_{SYS} = 48 MHz, f_{BUS} = 24 MHz
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions TEM Cell and Wideband TEM Cell Method

2.2.7 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

- 1. Go to www.freescale.com.
- 2. Perform a keyword search for "EMC design."

2.2.8 Capacitance attributes

Table 12. Capacitance attributes

| Symbol | Description | Min. | Max. | Unit |
|-----------------|-------------------|------|------|------|
| C _{IN} | Input capacitance | — | 7 | pF |

2.3 Switching specifications

2.3.1 Device clock specifications

Table 13. Device clock specifications

| Symbol | Description | Min. | Max. | Unit |
|--------------------|----------------------------------|------|------|------|
| | Normal run mode | • | • | • |
| f _{SYS} | System and core clock | _ | 48 | MHz |
| f _{BUS} | Bus clock | _ | 24 | MHz |
| f _{FLASH} | Flash clock | _ | 24 | MHz |
| f _{LPTMR} | LPTMR clock | _ | 24 | MHz |
| | VLPR and VLPS modes ¹ | • | • | |
| f _{SYS} | System and core clock | _ | 4 | MHz |
| f _{BUS} | Bus clock | _ | 1 | MHz |
| f _{FLASH} | Flash clock | _ | 1 | MHz |
| f _{LPTMR} | LPTMR clock ² | _ | 24 | MHz |
| f _{ERCLK} | External reference clock | _ | 16 | MHz |



| Symbol | Description | Min. | Max. | Unit |
|--------|---|------|------|------|
| J1 | SWD_CLK frequency of operation | | | |
| | Serial wire debug | 0 | 25 | MHz |
| J2 | SWD_CLK cycle period | 1/J1 | _ | ns |
| J3 | SWD_CLK clock pulse width | | | |
| | Serial wire debug | 20 | | ns |
| J4 | SWD_CLK rise and fall times | — | 3 | ns |
| J9 | SWD_DIO input data setup time to SWD_CLK rise | 10 | _ | ns |
| J10 | SWD_DIO input data hold time after SWD_CLK rise | 0 | _ | ns |
| J11 | SWD_CLK high to SWD_DIO data valid | — | 32 | ns |
| J12 | SWD_CLK high to SWD_DIO high-Z | 5 | _ | ns |

| Table 17. | SWD full voltage range electricals (| (continued) |
|-----------|--------------------------------------|-------------|
|-----------|--------------------------------------|-------------|





Figure 4. Serial wire clock input timing







3.2 System modules

There are no specifications necessary for the device's system modules.

3.3 Clock modules

3.3.1 MCG specifications

| Symbol | Description | | Min. | Тур. | Max. | Unit | Notes |
|------------------------------|---|---|---------------------------------|-----------|---------|-----------------------|-------|
| f _{ints_ft} | | frequency (slow clock) — t nominal V _{DD} and 25 °C | — | 32.768 | — | kHz | |
| f _{ints_t} | Internal reference user trimmed | frequency (slow clock) — | 31.25 | _ | 39.0625 | kHz | |
| $\Delta_{fdco_res_t}$ | frequency at fixed | med average DCO output voltage and temperature — I] and C4[SCFTRIM] | _ | ± 0.3 | ± 0.6 | %f _{dco} | 1 |
| Δf_{dco_t} | | trimmed average DCO output Itage and temperature | _ | +0.5/-0.7 | ± 3 | %f _{dco} | 1, 2 |
| Δf_{dco_t} | | • | | ± 0.4 | ± 1.5 | %f _{dco} | 1, 2 |
| f _{intf_ft} | Internal reference frequency (fast clock) — factory trimmed at nominal V_{DD} and 25 $^{\circ}\text{C}$ | | — | 4 | — | MHz | |
| ∆f _{intf_ft} | Frequency deviation of internal reference clock (fast clock) over temperature and voltage — factory trimmed at nominal V_{DD} and 25 °C | | _ | +1/-2 | ± 3 | %f _{intf_ft} | 2 |
| f _{intf_t} | | frequency (fast clock) — ominal V _{DD} and 25 °C | 3 | — | 5 | MHz | |
| f _{loc_low} | Loss of external c RANGE = 00 | lock minimum frequency — | (3/5) x f _{ints_t} | — | — | kHz | |
| f _{loc_high} | Loss of external c RANGE = 01, 10, | lock minimum frequency — or 11 | (16/5) x f _{ints_t} | — | _ | kHz | |
| | | FL | L | | | | |
| f _{fll_ref} | FLL reference free | quency range | 31.25 | _ | 39.0625 | kHz | |
| f _{dco} | DCO output frequency range | Low range (DRS = 00) 640 × f _{fll_ref} | 20 | 20.97 | 25 | MHz | 3, 4 |
| | | Mid range (DRS = 01) $1280 \times f_{fll_ref}$ | 40 | 41.94 | 48 | MHz | |
| f _{dco_t_DMX3} 2 | DCO output frequency | Low range (DRS = 00) | _ | 23.99 | | MHz | 5, 6 |

Table 18. MCG specifications

Table continues on the next page...

Kinetis KL16 Sub-Family, Rev5 08/2014.



| Symbol | Description | | Min. | Тур. | Max. | Unit | Notes |
|--------------------------|----------------------------|--|--------|-------|---|------|-------|
| | | $732 \times f_{fll_ref}$ | | | | | |
| | | Mid range (DRS = 01) | — | 47.97 | — | MHz |] |
| | | $1464 \times f_{fll_ref}$ | | | | | |
| J _{cyc_fll} | FLL period jitter | | _ | 180 | — | ps | 7 |
| | • f _{VCO} = 48 M | 1Hz | | | | | |
| t _{fll_acquire} | FLL target freque | ncy acquisition time | | _ | 1 | ms | 8 |
| | | PL | L | | | | 1 |
| f _{vco} | VCO operating fre | equency | 48.0 | _ | 100 | MHz | |
| I _{pli} | | rrent /Hz (f _{osc_hi_1} = 8 MHz, f _{pll_ref} = V multiplier = 48) | _ | 1060 | — | μΑ | 9 |
| I _{pli} | | rrent /Hz (f _{osc_hi_1} = 8 MHz, f _{pll_ref} = V multiplier = 24) | _ | 600 | _ | μΑ | 9 |
| f _{pll_ref} | PLL reference fre | quency range | 2.0 | _ | 4.0 | MHz | |
| J _{cyc_pll} | PLL period jitter (| RMS) | | | | | 10 |
| | • f _{vco} = 48 Mł | Hz | — | 120 | _ | ps | |
| | • f _{vco} = 100 N | ЛНz | — | 50 | _ | ps | |
| J _{acc_pll} | PLL accumulated | jitter over 1µs (RMS) | | | | | 10 |
| | • f _{vco} = 48 MI | Hz | — | 1350 | _ | ps | |
| | • f _{vco} = 100 M | ЛНz | — | 600 | _ | ps | |
| D _{lock} | Lock entry freque | ncy tolerance | ± 1.49 | | ± 2.98 | % | |
| D _{unl} | Lock exit frequen | cy tolerance | ± 4.47 | _ | ± 5.97 | % | |
| t _{pll_lock} | Lock detector det | ection time | _ | _ | 150 × 10 ⁻⁶ + 1075(1/ f _{pll_ref}) | S | 11 |

Table 18. MCG specifications (continued)

- 1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. The deviation is relative to the factory trimmed frequency at nominal V_{DD} and 25 °C, $f_{ints_{ft}}$.
- 3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 0.
- The resulting system clock frequencies must not exceed their maximum specified values. The DCO frequency deviation (Δf_{dco t}) over voltage and temperature must be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32 = 1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- 7. This specification is based on standard deviation (RMS) of period or frequency.
- 8. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 9. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 10. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- 11. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.



- 1. Assumes 25 MHz flash clock frequency.
- 2. Maximum times for erase parameters based on expectations at cycling end-of-life.

3.4.1.3 Flash high voltage current behaviors Table 23. Flash high voltage current behaviors

| Symbol | Description | Min. | Тур. | Max. | Unit |
|---------------------|---|------|------|------|------|
| I _{DD_PGM} | Average current adder during high voltage flash programming operation | — | 2.5 | 6.0 | mA |
| I _{DD_ERS} | Average current adder during high voltage flash erase operation | — | 1.5 | 4.0 | mA |

3.4.1.4 Reliability specifications

Table 24. NVM reliability specifications

| Symbol | Description | Min. | Typ. ¹ | Max. | Unit | Notes |
|-------------------------|--|---------|-------------------|------|--------|-------|
| | Program | n Flash | | | | |
| t _{nvmretp10k} | Data retention after up to 10 K cycles | 5 | 50 | _ | years | — |
| t _{nvmretp1k} | Data retention after up to 1 K cycles | 20 | 100 | — | years | — |
| n _{nvmcycp} | Cycling endurance | 10 K | 50 K | _ | cycles | 2 |

 Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25 °C use profile. Engineering Bulletin EB618 does not apply to this technology. Typical endurance defined in Engineering Bulletin EB619.

2. Cycling endurance represents number of program/erase cycles at -40 °C \leq T_i \leq 125 °C.

3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

3.6 Analog

3.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in Table 25 and Table 26 are achievable on the differential pins ADCx_DP0, ADCx_DM0.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.



| Symbol | Description | Conditions | Min. | Typ. ¹ | Max. | Unit | Notes |
|-------------------|---|--|------------------|-------------------|------------------|------|-------|
| V _{DDA} | Supply voltage | Absolute | 1.71 | | 3.6 | V | |
| ΔV_{DDA} | Supply voltage | Delta to V _{DD} (V _{DD} – V _{DDA}) | -100 | 0 | +100 | mV | 2 |
| ΔV_{SSA} | Ground voltage | Delta to V_{SS} ($V_{SS} - V_{SSA}$) | -100 | 0 | +100 | mV | 2 |
| V_{REFH} | ADC reference voltage high | | 1.13 | V _{DDA} | V _{DDA} | V | 3 |
| V _{REFL} | ADC reference voltage low | | V _{SSA} | V _{SSA} | V _{SSA} | V | 3 |
| V _{ADIN} | Input voltage | 16-bit differential mode | VREFL | | 31/32 * VREFH | V | |
| | | All other modes | VREFL | _ | VREFH | | |
| C _{ADIN} | Input | 16-bit mode | _ | 8 | 10 | pF | |
| | capacitance | 8-bit / 10-bit / 12-bit modes | — | 4 | 5 | | |
| R _{ADIN} | Input series resistance | | _ | 2 | 5 | kΩ | _ |
| R _{AS} | Analog source resistance (external) | 13-bit / 12-bit modes f _{ADCK} < 4 MHz | | _ | 5 | kΩ | 4 |
| f _{ADCK} | ADC conversion clock frequency | ≤ 13-bit mode | 1.0 | | 18.0 | MHz | 5 |
| f _{ADCK} | ADC conversion clock frequency | 16-bit mode | 2.0 | | 12.0 | MHz | 5 |
| C _{rate} | ADC conversion | ≤ 13-bit modes | | | | | 6 |
| | rate | No ADC hardware averaging | 20.000 | _ | 818.330 | Ksps | |
| | | Continuous conversions enabled, subsequent conversion time | | | | | |
| C _{rate} | ADC conversion | 16-bit mode | | | | | 6 |
| | rate | No ADC hardware averaging | 37.037 | _ | 461.467 | Ksps | |
| | | Continuous conversions enabled, subsequent conversion time | | | | | |

3.6.1.1 16-bit ADC operating conditions Table 25. 16-bit ADC operating conditions

- 1. Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz, unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. DC potential difference.
- For packages without dedicated VREFH and VREFL pins, V_{REFH} is internally tied to V_{DDA}, and V_{REFL} is internally tied to V_{SSA}.
- 4. This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible. The results in this data sheet were derived from a system that had < 8 Ω analog source resistance. The R_{AS}/C_{AS} time constant should be kept to < 1 ns.
- 5. To use the maximum ADC conversion clock frequency, CFG2[ADHSC] must be set and CFG1[ADLPC] must be clear.

Kinetis KL16 Sub-Family, Rev5 08/2014.



6. For guidelines and examples of conversion rate calculation, download the ADC calculator tool.




Figure 6. ADC input impedance equivalency diagram

3.6.1.2 16-bit ADC electrical characteristics

| Symbol | Description | Conditions ¹ | Min. | Typ. ² | Max. | Unit | Notes |
|----------------------|------------------------------|---|--------------|-------------------|------|------------------|----------------------|
| I _{DDA_ADC} | Supply current | | 0.215 | — | 1.7 | mA | 3 |
| | ADC | • ADLPC = 1, ADHSC = | 1.2 | 2.4 | 3.9 | MHz | t _{ADACK} = |
| | asynchronous clock source | 0 | 2.4 | 4.0 | 6.1 | MHz | 1/f _{ADACK} |
| | | ADLPC = 1, ADHSC = 1 | 3.0 | 5.2 | 7.3 | MHz | |
| f _{ADACK} | | • ADLPC = 0, ADHSC = 0 | 4.4 | 6.2 | 9.5 | MHz | |
| | | ADLPC = 0, ADHSC = 1 | | | | | |
| | Sample Time | See Reference Manual chapte | r for sample | times | | 1 | |
| TUE | Total unadjusted | 12-bit modes | _ | ±4 | ±6.8 | LSB ⁴ | 5 |
| | error | • <12-bit modes | — | ±1.4 | ±2.1 | | |

Table 26. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)



| Symbol | Description | Conditions ¹ | Min. | Typ. ² | Max. | Unit | Notes |
|-----------------|---------------------------------|--------------------------------------|------|------------------------|-----------------|------------------|--|
| DNL | Differential non- linearity | 12-bit modes | _ | ±0.7 | -1.1 to +1.9 | LSB ⁴ | 5 |
| | | 12-bit modes | _ | ±0.2 | -0.3 to 0.5 | | |
| INL | Integral non- linearity | 12-bit modes | _ | ±1.0 | -2.7 to +1.9 | LSB ⁴ | 5 |
| | | <12-bit modes | _ | ±0.5 | -0.7 to +0.5 | | |
| E _{FS} | Full-scale error | 12-bit modes | — | -4 | -5.4 | LSB ⁴ | V _{ADIN} = |
| | | <12-bit modes | _ | -1.4 | -1.8 | | V _{DDA} ⁵ |
| EQ | Quantization | 16-bit modes | _ | -1 to 0 | — | LSB ⁴ | |
| | error | • ≤13-bit modes | _ | — | ±0.5 | | |
| ENOB | Effective number of bits | 16-bit differential mode | 12.8 | 14.5 | _ | bits | 6 |
| | | • Avg = 32 | 11.9 | 13.8 | | bits | |
| | | • Avg = 4 | | | | | |
| | | 16-bit single-ended mode | 12.2 | 13.9 | - | bits | |
| | | • Avg = 32 | 11.4 | 13.1 | - | bits | |
| | | • Avg = 4 | | | | | |
| SINAD | Signal-to-noise plus distortion | See ENOB | 6.02 | 2 × ENOB + | 1.76 | dB | |
| THD | Total harmonic distortion | 16-bit differential mode | _ | -94 | _ | dB | 7 |
| | | • Avg = 32 | _ | -85 | _ | dB | |
| | | 16-bit single-ended mode | | | | | |
| | | • Avg = 32 | | | | | |
| SFDR | Spurious free dynamic range | 16-bit differential mode | 82 | 95 | | dB | 7 |
| | aynamic range | • Avg = 32 | 78 | 90 | | dB | |
| | | 16-bit single-ended mode | 10 | 30 | | чD | |
| | | Avg = 32 | | | | | |
| - | | , | | | | | |
| E _{IL} | Input leakage error | | | $I_{ln} \times R_{AS}$ | | mV | I _{In} = leakage current |
| | | | | | | | (refer to the MCU's voltage and current operating ratings) |

| Table 26. | 16-bit ADC characteristics | $(V_{REFH} = V)$ | V _{DDA} , V _{REFL} : | = V _{SSA}) (continued) |
|-----------|----------------------------|------------------|--|----------------------------------|
|-----------|----------------------------|------------------|--|----------------------------------|






Figure 8. Typical ENOB vs. ADC_CLK for 16-bit single-ended mode

3.6.2 CMP and 6-bit DAC electrical specifications Table 27. Comparator and 6-bit DAC electrical specifications

| Symbol | Description | Min. | Тур. | Max. | Unit |
|--------------------|---|-----------------------|------|-----------------|------|
| V _{DD} | Supply voltage | 1.71 | _ | 3.6 | V |
| I _{DDHS} | Supply current, High-speed mode (EN=1, PMODE=1) | — | — | 200 | μA |
| IDDLS | Supply current, low-speed mode (EN=1, PMODE=0) | — | _ | 20 | μA |
| V _{AIN} | Analog input voltage | V _{SS} – 0.3 | | V _{DD} | V |
| V _{AIO} | Analog input offset voltage | — | — | 20 | mV |
| V _H | Analog comparator hysteresis ¹ | | | | |
| | • CR0[HYSTCTR] = 00 | — | 5 | _ | mV |
| | • CR0[HYSTCTR] = 01 | _ | 10 | _ | mV |
| | • CR0[HYSTCTR] = 10 | — | 20 | _ | mV |
| | CR0[HYSTCTR] = 11 | — | 30 | _ | mV |
| V _{CMPOh} | Output high | V _{DD} – 0.5 | _ | _ | V |
| V _{CMPOI} | Output low | — | | 0.5 | V |
| t _{DHS} | Propagation delay, high-speed mode (EN=1, PMODE=1) | 20 | 50 | 200 | ns |
| t _{DLS} | Propagation delay, low-speed mode (EN=1, PMODE=0) | 80 | 250 | 600 | ns |
| | Analog comparator initialization delay ² | _ | | 40 | μs |




Figure 10. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

3.6.3 12-bit DAC electrical characteristics

3.6.3.1 12-bit DAC operating requirements Table 28. 12-bit DAC operating requirements

| Symbol | Desciption | Min. | Max. | Unit | Notes |
|-------------------|-------------------------|------|------|------|-------|
| V _{DDA} | Supply voltage | 1.71 | 3.6 | V | |
| V _{DACR} | Reference voltage | 1.13 | 3.6 | V | 1 |
| CL | Output load capacitance | _ | 100 | pF | 2 |
| ١L | Output load current | — | 1 | mA | |

1. The DAC reference can be selected to be V_{DDA} or VREFH.

2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC



3.6.3.2 12-bit DAC operating behaviors Table 29. 12-bit DAC operating behaviors

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|----------------------------|--|---------------------------|----------|-------------------|--------|-------|
| I _{DDA_DACL} P | Supply current — low-power mode | | — | 250 | μΑ | |
| I _{DDA_DACH} P | Supply current — high-speed mode | — | — | 900 | μA | |
| t _{DACLP} | Full-scale settling time (0x080 to 0xF7F) — low-power mode | _ | 100 | 200 | μs | 1 |
| t _{DACHP} | Full-scale settling time (0x080 to 0xF7F) — high-power mode | — | 15 | 30 | μs | 1 |
| t _{CCDACLP} | Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode | _ | 0.7 | 1 | μs | 1 |
| V _{dacoutl} | DAC output voltage range low — high- speed mode, no load, DAC set to 0x000 | _ | — | 100 | mV | |
| V _{dacouth} | DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF | V _{DACR} -100 | — | V _{DACR} | mV | |
| INL | Integral non-linearity error — high speed mode | — | — | ±8 | LSB | 2 |
| DNL | Differential non-linearity error — V _{DACR} > 2 V | — | — | ±1 | LSB | 3 |
| DNL | Differential non-linearity error — V _{DACR} = VREF_OUT | _ | — | ±1 | LSB | 4 |
| V _{OFFSET} | Offset error | _ | ±0.4 | ±0.8 | %FSR | 5 |
| E _G | Gain error | _ | ±0.1 | ±0.6 | %FSR | 5 |
| PSRR | Power supply rejection ratio, $V_{DDA} \ge 2.4 V$ | 60 | — | 90 | dB | |
| T _{CO} | Temperature coefficient offset voltage | — | 3.7 | — | μV/C | 6 |
| T_{GE} | Temperature coefficient gain error | — | 0.000421 | — | %FSR/C | |
| Rop | Output resistance (load = $3 \text{ k}\Omega$) | — | — | 250 | Ω | |
| SR | Slew rate -80h→ F7Fh→ 80h | | | | V/µs | |
| | High power (SP_{HP}) | 1.2 | 1.7 | — | | |
| | Low power (SP_{LP}) | 0.05 | 0.12 | — | | |
| BW | 3dB bandwidth | | | | kHz | |
| | High power (SP_{HP}) | 550 | | _ | | |
| | • Low power (SP _{LP}) | 40 | | _ | | |

1. Settling within ± 1 LSB

2. The INL is measured for 0 + 100 mV to V_{DACR} –100 mV

3. The DNL is measured for 0 + 100 mV to V_{DACR} –100 mV

4. The DNL is measured for 0 + 100 mV to V_{DACR} –100 mV with V_{DDA} > 2.4 V 5. Calculated by a best fit curve from V_{SS} + 100 mV to V_{DACR} – 100 mV

6. V_{DDA} = 3.0 V, reference select set for V_{DDA} (DACx_CO:DACRFS = 1), high power mode (DACx_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device






Figure 12. Offset at half scale vs. temperature

3.7 Timers

See General switching specifications.

3.8 Communication interfaces



3.8.1 SPI switching specifications

The Serial Peripheral Interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's Reference Manual for information about the modified transfer formats used for communicating with slower peripheral devices.

All timing is shown with respect to 20% V_{DD} and 80% V_{DD} thresholds, unless noted, as well as input signal transitions of 3 ns and a 30 pF maximum load on all SPI pins.

| Num. | Symbol | Description | Min. | Max. | Unit | Note |
|------|---------------------|--------------------------------|---------------------------|--------------------------|--------------------|------|
| 1 | f _{op} | Frequency of operation | f _{periph} /2048 | f _{periph} /2 | Hz | 1 |
| 2 | t _{SPSCK} | SPSCK period | 2 x t _{periph} | 2048 x | ns | 2 |
| | | | | t _{periph} | | |
| 3 | t _{Lead} | Enable lead time | 1/2 | | t _{SPSCK} | _ |
| 4 | t _{Lag} | Enable lag time | 1/2 | — | t _{SPSCK} | — |
| 5 | t _{WSPSCK} | Clock (SPSCK) high or low time | t _{periph} - 30 | 1024 x | ns | — |
| | | | | t _{periph} | | |
| 6 | t _{SU} | Data setup time (inputs) | 18 | — | ns | — |
| 7 | t _{HI} | Data hold time (inputs) | 0 | — | ns | — |
| 8 | t _v | Data valid (after SPSCK edge) | — | 15 | ns | — |
| 9 | t _{HO} | Data hold time (outputs) | 0 | _ | ns | — |
| 10 | t _{RI} | Rise time input | — | t _{periph} - 25 | ns | _ |
| | t _{FI} | Fall time input | | | | |
| 11 | t _{RO} | Rise time output | — | 25 | ns | - |
| | t _{FO} | Fall time output | | | | |

Table 30. SPI master mode timing on slew rate disabled pads

1. For SPI0 f_{periph} is the bus clock (f_{BUS}). For SPI1 f_{periph} is the system clock (f_{SYS}).

2. $t_{periph} = 1/f_{periph}$

| Num. | Symbol | Description | Min. | Max. | Unit | Note |
|------|--------------------|--------------------------------|---------------------------|-------------------------------|--------------------|------|
| 1 | f _{op} | Frequency of operation | f _{periph} /2048 | f _{periph} /2 | Hz | 1 |
| 2 | t _{SPSCK} | SPSCK period | 2 x t _{periph} | 2048 x t _{periph} | ns | 2 |
| 3 | t _{Lead} | Enable lead time | 1/2 | | t _{SPSCK} | |
| 4 | t _{Lag} | Enable lag time | 1/2 | _ | t _{SPSCK} | |
| 5 | twspsck | Clock (SPSCK) high or low time | t _{periph} - 30 | 1024 x t _{periph} | ns | _ |
| 6 | t _{SU} | Data setup time (inputs) | 96 | _ | ns | _ |
| 7 | t _{HI} | Data hold time (inputs) | 0 | _ | ns | _ |



7.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

7.2 Format

Part numbers for this device have the following format:

Q KL## A FFF R T PP CC N

7.3 Fields


This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description | Values |
|-------|-----------------------------|--|
| Q | Qualification status | M = Fully qualified, general market flow P = Prequalification |
| KL## | Kinetis family | • KL16 |
| A | Key attribute | • Z = Cortex-M0+ |
| FFF | Program flash memory size | 32 = 32 KB 64 = 64 KB 128 = 128 KB |
| R | Silicon revision | (Blank) = Main A = Revision after main |
| Т | Temperature range (°C) | • V = -40 to 105 |
| PP | Package identifier | FM = 32 QFN (5 mm x 5 mm) FT = 48 QFN (7 mm x 7 mm) LH = 64 LQFP (10 mm x 10 mm) |
| CC | Maximum CPU frequency (MHz) | • 4 = 48 MHz |
| N | Packaging type | R = Tape and reel |

7.4 Example

This is an example part number:

MKL16Z128VFM4





8 Terminology and guidelines

8.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

8.1.1 Example

This is an example of an operating requirement:

| Symbol | Description | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|------|
| V _{DD} | 1.0 V core supply voltage | 0.9 | 1.1 | V |

8.2 Definition: Operating behavior

Unless otherwise specified, an *operating behavior* is a specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions.

8.3 Definition: Attribute

An *attribute* is a specified value or range of values for a technical characteristic that are guaranteed, regardless of whether you meet the operating requirements.

8.3.1 Example

This is an example of an attribute:

| Symbol | Description | Min. | Max. | Unit |
|--------|------------------------------------|------|------|------|
| CIN_D | Input capacitance: digital pins | _ | 7 | pF |




8.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

| Symbol | Description | Min. | Тур. | Max. | Unit |
|--------|--|------|------|------|------|
| 1 | Digital I/O weak pullup/pulldown current | 10 | 70 | 130 | μΑ |

8.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



8.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):