NXP USA Inc. - MK22FN1M0AVLH12 Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4
Core Size	32-Bit Single-Core
Speed	120MHz
Connectivity	CANbus, EBI/EMI, I ² C, IrDA, SPI, UART/USART, USB, USB OTG
Peripherals	DMA, I ² S, LVD, POR, PWM, WDT
Number of I/O	40
Program Memory Size	1MB (1M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 3.6V
Data Converters	A/D 22x16b; D/A 1x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mk22fn1m0avlh12

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



2.2 Nonswitching electrical specifications

2.2.1 Voltage and current operating requirements Table 1. Voltage and current operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
V _{DD}	Supply voltage	1.71	3.6	V	
V _{DDA}	Analog supply voltage	1.71	3.6	V	
V _{DD} – V _{DDA}	V _{DD} -to-V _{DDA} differential voltage	-0.1	0.1	V	
$V_{SS} - V_{SSA}$	V _{SS} -to-V _{SSA} differential voltage	-0.1	0.1	V	
V _{BAT}	RTC battery supply voltage	1.71	3.6	V	
V _{IH}	Input high voltage				
	• 2.7 V \leq V _{DD} \leq 3.6 V	$0.7 \times V_{DD}$	_	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	$0.75 \times V_{DD}$	—	V	
V _{IL}	Input low voltage				
	• 2.7 V \leq V _{DD} \leq 3.6 V	_	$0.35 \times V_{DD}$	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}$	_	$0.3 \times V_{DD}$	V	
V _{HYS}	Input hysteresis	$0.06 \times V_{DD}$	_	V	
I _{ICDIO}	Digital pin negative DC injection current — single pin	_			1
	• V _{IN} < V _{SS} -0.3V	-5	—	mA	
I _{ICAIO}	Analog ² , EXTAL, and XTAL pin DC injection current — single pin			mA	3
	 V_{IN} < V_{SS}-0.3V (Negative current injection) 	-5	_	ШA	
	 V_{IN} > V_{DD}+0.3V (Positive current injection) 	_	+5		
I _{ICcont}	Contiguous pin DC injection current —regional limit, includes sum of negative injection currents or sum of positive injection currents of 16 contiguous pins				
		-25	_	mA	
	Negative current injection	_	+25		
	Positive current injection				
V _{ODPU}	Open drain pullup voltage level	V _{DD}	V _{DD}	V	4
V _{RAM}	V _{DD} voltage required to retain RAM	1.2	_	V	
V _{RFVBAT}	V _{BAT} voltage required to retain the VBAT register file	V _{POR_VBAT}	_	V	

All 5 V tolerant digital I/O pins are internally clamped to V_{SS} through an ESD protection diode. There is no diode connection to V_{DD}. If V_{IN} is less than V_{DIO_MIN}, a current limiting resistor is required. If V_{IN} greater than V_{DIO_MIN} (=VSS-0.3V) is observed, then there is no need to provide current limiting resistors at the pads. The negative DC injection current limiting resistor is calculated as R=(V_{DIO_MIN}-V_{IN})/II_{ICDIO}I.

2. Analog pins are defined as pins that do not have an associated general purpose I/O port function. Additionally, EXTAL and XTAL are analog pins.





2.2.3 Voltage and current operating behaviors Table 4. Voltage and current operating behaviors

Symbol	Description	Min.	Тур	Max.	Unit	Notes
V _{OH}	Output high voltage — high drive strength					
	• 2.7 V \leq V _{DD} \leq 3.6 V, I _{OH} = -8mA	V _{DD} – 0.5	—	_	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OH}} = -3\text{mA}$	V _{DD} – 0.5	—	_	V	
	Output high voltage — low drive strength					
	• 2.7 V \leq V _{DD} \leq 3.6 V, I _{OH} = -2mA	$V_{DD} - 0.5$	—	_	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OH}} = -0.6 \text{mA}$	V _{DD} – 0.5	—	_	V	
I _{OHT}	Output high current total for all ports			100	mA	
V_{OL}	Output low voltage — high drive strength					1
	• 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 9mA	—	—	0.5	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OL}} = 3\text{mA}$	—	—	0.5	V	
	Output low voltage — low drive strength					-
	• 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 2mA	_	—	0.5	V	
	• $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OL}} = 0.6 \text{mA}$	—	—	0.5	V	
I _{OLT}	Output low current total for all ports			100	mA	
I _{IND}	Input leakage current, digital pins • $V_{SS} \le V_{IN} \le V_{IL}$					² , 3
	All digital pins	_	0.002	0.5	μA	
	• V _{IN} = V _{DD}					
	All digital pins except PTD7	_	0.002	0.5	μA	
	• PTD7	_	0.004	1	μA	
I _{IND}	Input leakage current, digital pins • V _{IL} < V _{IN} < V _{DD}					2
	• V _{DD} = 3.6 V	_	18	26	μA	
	• V _{DD} = 3.0 V	_	12	19	μΑ	
	• V _{DD} = 2.5 V	_	8	13	μΑ	
	• V _{DD} = 1.7 V	_	3	6	μΑ	
I _{IND}	Input leakage current, digital pins					
	• $V_{DD} < V_{IN} < 5.5 V$		1	50	μA	
I _{OZ}	Hi-Z (off-state) leakage current (per pin)	—		0.25	μA	
R _{PU}	Internal pullup resistors	20	35	50	kΩ	4
R _{PD}	Internal pulldown resistors	20	35	50	kΩ	5

1. Open drain outputs must be pulled to V_{DD} .

- 2. Measured at VDD=3.6V
- 3. Internal pull-up/pull-down resistors disabled.
- 4. Measured at V_{DD} supply voltage = V_{DD} min and Vinput = V_{SS}



5. Measured at V_{DD} supply voltage = V_{DD} min and Vinput = V_{DD}

2.2.4 Power mode transition operating behaviors

All specifications except t_{POR} , and VLLSx \rightarrow RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 100 MHz
- Bus clock = 50 MHz
- FlexBus clock = 50 MHz
- Flash clock = 25 MHz

Table 5. Power mode transition operating behaviors

Symbol	Description	Min.	Max.	Unit	Notes
t _{POR}	After a POR event, amount of time from the point V_{DD} reaches 1.71 V to execution of the first instruction across the operating temperature range of the chip.	_	300	μs	
	• VLLS0 \rightarrow RUN	—	183	μs	
	• VLLS1 → RUN	_	183	μs	
	• VLLS2 \rightarrow RUN	_	105	μs	
	• VLLS3 \rightarrow RUN	—	105	μs	
	• LLS → RUN	—	5.0	μs	
	• VLPS \rightarrow RUN	—	4.4	μs	
	• STOP → RUN	—	4.4	μs	

2.2.5 Power consumption operating behaviors

 Table 6. Power consumption operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DDA}	Analog supply current	—	—	See note	mA	1
I _{DD_RUN}	Run mode current — all peripheral clocks disabled, code executing from flash					2
		—	33.57	36.2	mA	
		—	33.51	36.1	mA	

Table continues on the next page...



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• @ 1.8V					
	• @ 3.0V					
I _{DD_RUN}	Run mode current — all peripheral clocks enabled, code executing from flash					3, 4
	• @ 1.8V	_	46.36	50.1	mA	
	• @ 3.0V					
	• @ 25°C	—	46.31	49.9	mA	
	• @ 125°C	_	57.4	_	mA	
I _{DD_WAIT}	Wait mode high frequency current at 3.0 V — all peripheral clocks disabled	_	18.2	_	mA	2
I _{DD_WAIT}	Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled	—	7.2	_	mA	5
I _{DD_VLPR}	Very-low-power run mode current at 3.0 V — all peripheral clocks disabled	—	1.21		mA	6
I _{DD_VLPR}	Very-low-power run mode current at 3.0 V — all peripheral clocks enabled	_	1.88	_	mA	7
I _{DD_VLPW}	Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled	_	0.80	_	mA	8
IDD_STOP	Stop mode current at 3.0 V					
-	• @ –40 to 25°C	_	0.528	2.25	mA	
	• @ 70°C		1.6	8	mA	
	• @ 105°C	_	5.2	20	mA	
I _{DD_VLPS}	Very-low-power stop mode current at 3.0 V					
	 @ -40 to 25°C 		78	700	μA	
	• @ 70°C		498	2400	μA	
	• @ 105°C	—	1300	3600	μA	
I _{DD_LLS}	Low leakage stop mode current at 3.0 V					
	 @ -40 to 25°C 		5.1	15	μA	
	• @ 70°C	_	28	80	μA	
	• @ 105°C	_	124	300	μA	
I _{DD_VLLS3}	Very low-leakage stop mode 3 current at 3.0 V					
	• @ -40 to 25°C	_	3.1	7.5	μA	
	• @ 70°C	_	14.5	45	μA	
	• @ 105°C	—	63.5	195	μΑ	
I _{DD_VLLS2}	Very low-leakage stop mode 2 current at 3.0 V					
	• @ -40 to 25°C	—	2.0	5	μA	
		_	6.9	32	μA	

Table 6. Power consumption operating behaviors (continued)

Table continues on the next page ...



Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	• @ 70°C		30	112	μΑ	
	• @ 105°C					
I _{DD_VLLS1}	Very low-leakage stop mode 1 current at 3.0 V					
	• @ -40 to 25°C	_	1.25	2.1	μA	
	• @ 70°C	_	6.5	18.5	μA	
	• @ 105°C	_	37	108	μA	
I _{DD_VLLS0}	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit enabled					
	• @ -40 to 25°C	_	0.745	1.65	μA	
	• @ 70°C	_	6.03	18	μA	
	• @ 105°C	_	37	108	μA	
I _{DD_VLLS0}	Very low-leakage stop mode 0 current at 3.0 V with POR detect circuit disabled					
	• @ -40 to 25°C	_	0.268	1.25	μA	
	• @ 70°C	_	3.7	15	μΑ	
	• @ 105°C	_	22.9	95	μA	
I _{DD_VBAT}	Average current with RTC and 32kHz disabled at 3.0 V					
	• @ -40 to 25°C	_	0.19	0.22	μA	
	• @ 70°C	_	0.49	0.64	μΑ	
	• @ 105°C	_	2.2	3.2	μA	
I _{DD_VBAT}	Average current when CPU is not accessing RTC registers					9
	• @ 1.8V					
	● @ -40 to 25°C	_	0.68	0.8	μA	
	• @ 70°C	_	1.2	1.56	μΑ	
	• @ 105°C	_	3.6	5.3	μΑ	
	• @ 3.0V				P '' \	
	• @ -40 to 25°C		0.81	0.96	μΔ	
	• @ 70°C					
	• @ 105°C					
	• @ 70°C		0.81 1.45 4.3	0.96 1.89 6.33	μΑ μΑ μΑ	

Table 6. Power consumption operating behaviors (continued)

- 1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
- 2. 120 MHz core and system clock, 60 MHz bus 40 Mhz and FlexBus clock, and 24 MHz flash clock. MCG configured for PEE mode. All peripheral clocks disabled.
- 3. 120 MHz core and system clock, 60 MHz bus and FlexBus clock, and 24 MHz flash clock. MCG configured for PEE mode. All peripheral clocks enabled.
- 4. Max values are measured with CPU executing DSP instructions.





- 5. 25 MHz core and system clock, 25 MHz bus clock, and 12.5 MHz FlexBus and flash clock. MCG configured for FEI mode.
- 6. 4 MHz core, system, FlexBus, and bus clock and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
- 7. 4 MHz core, system, FlexBus, and bus clock and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
- 8. 4 MHz core, system, FlexBus, and bus clock and 1 MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
- 9. Includes 32kHz oscillator current and RTC operation.

2.2.5.1 Diagram: Typical IDD_RUN operating behavior

The following data was measured under these conditions:

- MCG in PEE mode at greater than 100 MHz frequencies
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFE




Figure 3. Run mode supply current vs. core frequency



Symbol	Description	Min.	Max.	Unit	Notes
	• 1.71 ≤ V _{DD} ≤ 2.7V		12	ns	
	• $2.7 \le V_{DD} \le 3.6V$	—	6	ns	
	Slew enabled				
	• $1.71 \le V_{DD} \le 2.7V$	—	36	ns	
	• $2.7 \le V_{DD} \le 3.6V$	—	24	ns	

Table 10. General switching specifications

- 1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop, VLPS, LLS, and VLLSx modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
- 2. The greater synchronous and asynchronous timing must be met.
- 3. This is the minimum pulse width that is guaranteed to be recognized as a pin interrupt request in Stop, VLPS, LLS, and VLLSx modes.
- 4. 75 pF load
- 5. 15 pF load

2.4 Thermal specifications

2.4.1 Thermal operating requirements

Table 11. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
TJ	Die junction temperature	-40	125	°C
T _A	Ambient temperature	-40	105	°C

2.4.2 Thermal attributes

Board type	Symbol	Description	64 LQFP	Unit	Notes
Single-layer (1s)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	59	°C/W	1
Four-layer (2s2p)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	41	°C/W	1

Table continues on the next page ...



Board type	Symbol	Description	64 LQFP	Unit	Notes
Single-layer (1s)	R _{0JMA}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	48	°C/W	1
Four-layer (2s2p)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	35	°C/W	1
-	R _{θJB}	Thermal resistance, junction to board	23	°C/W	2
_	R _{θJC}	Thermal resistance, junction to case	11	°C/W	3
	Ψ _{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	3	°C/W	4

Notes

- 1. Determined according to JEDEC Standard JESD51-2, *Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air)*, or EIA/ JEDEC Standard JESD51-6, *Integrated Circuit Thermal Test Method Environmental Conditions—Forced Convection (Moving Air)*.
- 2. Determined according to JEDEC Standard JESD51-8, *Integrated Circuit Thermal Test Method Environmental Conditions—Junction-to-Board*.
- 3. Determined according to Method 1012.1 of MIL-STD 883, *Test Method Standard*, *Microcircuits*, with the cold plate temperature used for the case temperature. The value includes the thermal resistance of the interface material between the top of the package and the cold plate.
- 4. Determined according to JEDEC Standard JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions—Natural Convection (Still Air).

3 Peripheral operating requirements and behaviors



Symbol	Description		Min.	Тур.	Max.	Unit	Notes
		$2197 \times f_{fll_ref}$					
		High range (DRS=11)	—	95.98	—	MHz	-
		$2929 \times f_{fll_ref}$					
J _{cyc_fll}	FLL period jitter • f _{DCO} = 48 MHz • f _{DCO} = 98 MHz		_	180	_	ps	
			_	150	_		
t _{fll_acquire}	FLL target freque	FLL target frequency acquisition time		—	1	ms	7
		P	ĹĹ				
f _{vco}	VCO operating fro	equency	48.0	_	120	MHz	
I _{pll}	• PLL @ 96 I	PLL operating current • PLL @ 96 MHz (f _{osc_hi_1} = 8 MHz, f _{pll_ref} = 2 MHz, VDIV multiplier = 48)			—	μA	8
I _{pll}	PLL operating cu PLL @ 48 M = 2 MHz, V	_	600	_	μΑ	8	
f _{pll_ref}	PLL reference fre	quency range	2.0		4.0	MHz	
J _{cyc_pll}	PLL period jitter (RMS)					9
	• f _{vco} = 48 MI	Hz	_	120		ps	
	• f _{vco} = 120 N	1Hz	—	75	_	ps	
J _{acc_pll}	PLL accumulated	jitter over 1µs (RMS)					9
	• f _{vco} = 48 MI	Hz	—	1350	_	ps	
	• f _{vco} = 120 N	1Hz	_	600	_	ps	
D _{lock}	Lock entry freque	ncy tolerance	± 1.49		± 2.98	%	
D _{unl}	Lock exit frequen	cy tolerance	± 4.47	—	± 5.97	%	
t _{pll_lock}	Lock detector det	ection time	_	_	$\begin{array}{c} 150 \times 10^{-6} \\ + 1075(1/ \\ f_{\text{pll_ref}}) \end{array}$	S	10

Table 15. MCG specifications (continued)

- 1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
- 2. 2 V <= VDD <= 3.6 V.
- 3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
- The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation (Δf_{dco_t}) over voltage and temperature should be considered.
- 5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
- 6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
- This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 8. Excludes any oscillator currents that are also consuming power while PLL is in operation.
- 9. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
- This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.



- 2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
- 3. Proper PC board layout procedures must be followed to achieve specifications.
- 4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG_S register being set.

NOTE

The 32 kHz oscillator works in low power mode by default and cannot be moved into high power/gain mode.

3.3.3 32 kHz oscillator electrical characteristics

3.3.3.1 32 kHz oscillator DC electrical specifications Table 18. 32kHz oscillator DC electrical specifications

Symbol	Description	Min.	Тур.	Max.	Unit
V _{BAT}	Supply voltage	1.71	—	3.6	V
R _F	Internal feedback resistor	—	100	_	MΩ
C _{para}	Parasitical capacitance of EXTAL32 and XTAL32		5	7	pF
V _{pp} ¹	Peak-to-peak amplitude of oscillation	—	0.6	_	V

1. When a crystal is being used with the 32 kHz oscillator, the EXTAL32 and XTAL32 pins should only be connected to required oscillator components and must not be connected to any other devices.

3.3.3.2 32 kHz oscillator frequency specifications Table 19. 32 kHz oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{osc_lo}	Oscillator crystal	—	32.768	—	kHz	
t _{start}	Crystal start-up time	—	1000	_	ms	1
V _{ec_extal32}	Externally provided input clock amplitude	700		V _{BAT}	mV	2, 3

1. Proper PC board layout procedures must be followed to achieve specifications.

2. This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The oscillator remains enabled and XTAL32 must be left unconnected.

 The parameter specified is a peak-to-peak value and V_{IH} and V_{IL} specifications do not apply. The voltage of the applied clock must be within the range of V_{SS} to V_{BAT}.

3.4 Memories and memory interfaces



3.4.1.5 Write endurance to FlexRAM for EEPROM

When the FlexNVM partition code is not set to full data flash, the EEPROM data set size can be set to any of several non-zero values.

The bytes not assigned to data flash via the FlexNVM partition code are used by the FTFE to obtain an effective endurance increase for the EEPROM data. The built-in EEPROM record management system raises the number of program/erase cycles that can be attained prior to device wear-out by cycling the EEPROM data through a larger EEPROM NVM storage space.

While different partitions of the FlexNVM are available, the intention is that a single choice for the FlexNVM partition code and EEPROM data set size is used throughout the entire lifetime of a given application. The EEPROM endurance equation and graph shown below assume that only one configuration is ever used.

Writes_subsystem =
$$\frac{\text{EEPROM} - 2 \times \text{EEESPLIT} \times \text{EEESIZE}}{\text{EEESPLIT} \times \text{EEESIZE}} \times \text{Write_efficiency} \times n_{\text{nvmcycee}}$$

where

- Writes_subsystem minimum number of writes to each FlexRAM location for subsystem (each subsystem can have different endurance)
- EEPROM allocated FlexNVM for each EEPROM subsystem based on DEPART; entered with the Program Partition command
- EEESPLIT FlexRAM split factor for subsystem; entered with the Program Partition command
- EEESIZE allocated FlexRAM based on DEPART; entered with the Program Partition command
- Write_efficiency
 - 0.25 for 8-bit writes to FlexRAM
 - 0.50 for 16-bit or 32-bit writes to FlexRAM
- n_{nvmcvcee} EEPROM-backup cycling endurance






Figure 11. EEPROM backup writes to FlexRAM

3.4.2 EzPort switching specifications Table 24. EzPort switching specifications

Num	Description	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
EP1	EZP_CK frequency of operation (all commands except READ)	-	f _{SYS} /2	MHz
EP1a	EZP_CK frequency of operation (READ command)	—	f _{SYS} /8	MHz
EP2	EZP_CS negation to next EZP_CS assertion	2 x t _{EZP_CK}	—	ns
EP3	EZP_CS input valid to EZP_CK high (setup)	5	_	ns
EP4	EZP_CK high to EZP_CS input invalid (hold)	5	—	ns
EP5	EZP_D input valid to EZP_CK high (setup)	2	—	ns
EP6	EZP_CK high to EZP_D input invalid (hold)	5	_	ns
EP7	EZP_CK low to EZP_Q output valid	—	18	ns
EP8	EZP_CK low to EZP_Q output invalid (hold)	0	_	ns
EP9	EZP_CS negation to EZP_Q tri-state	_	12	ns






Figure 12. EzPort Timing Diagram

3.4.3 Flexbus switching specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB_CLK. The FB_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Flexbus output clock (FB_CLK). All other timing relationships can be derived from these values.

Num	Description	Min.	Max.	Unit	Notes
	Operating voltage	2.7	3.6	V	
	Frequency of operation	_	FB_CLK	MHz	
FB1	Clock period	20	_	ns	
FB2	Address, data, and control output valid	_	11.5	ns	1
FB3	Address, data, and control output hold	0.5	_	ns	1
FB4	Data and FB_TA input setup	8.5	—	ns	2
FB5	Data and FB_TA input hold	0.5	—	ns	2

Table 25. Flexbus limited voltage range switching specifications

1. Specification is valid for all FB_AD[31:0], FB_BE/BWEn, FB_CSn, FB_OE, FB_R/W, FB_TBST, FB_TSIZ[1:0], FB_ALE, and FB_TS.






Figure 13. FlexBus read timing diagram






Figure 14. FlexBus write timing diagram

3.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

3.6 Analog



3.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in Table 27 and Table 28 are achievable on the differential pins ADCx_DP0, ADCx_DM0.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
V _{DDA}	Supply voltage	Absolute	1.71	_	3.6	V	_
ΔV_{DDA}	Supply voltage	Delta to V _{DD} (V _{DD} – V _{DDA})	-100	0	+100	mV	2
ΔV_{SSA}	Ground voltage	Delta to V_{SS} ($V_{SS} - V_{SSA}$)	-100	0	+100	mV	2
V _{REFH}	ADC reference voltage high		1.13	V _{DDA}	V _{DDA}	V	
V _{REFL}	ADC reference voltage low		V _{SSA}	V _{SSA}	V _{SSA}	V	
V _{ADIN}	Input voltage	16-bit differential mode	VREFL		31/32 * VREFH	V	_
		All other modes	VREFL	—	VREFH		
C _{ADIN}	Input	16-bit mode	_	8	10	pF	_
	capacitance	 8-bit / 10-bit / 12-bit modes 	—	4	5		
R _{ADIN}	Input series resistance		_	2	5	kΩ	_
R _{AS}	Analog source resistance (external)	13-bit / 12-bit modes f _{ADCK} < 4 MHz	_	_	5	kΩ	3
f _{ADCK}	ADC conversion clock frequency	≤ 13-bit mode	1.0		18.0	MHz	4
f _{ADCK}	ADC conversion clock frequency	16-bit mode	2.0	_	12.0	MHz	4
C _{rate}	ADC conversion	≤ 13-bit modes					5
	rate	No ADC hardware averaging	20.000	_	818.330	Ksps	
		Continuous conversions enabled, subsequent conversion time					
C _{rate}	ADC conversion	16-bit mode					5
	rate	No ADC hardware averaging	37.037	_	461.467	Ksps	

3.6.1.1 16-bit ADC operating conditions Table 27. 16-bit ADC operating conditions



Symbol	Description	Conditions ¹	Min.	Typ. ²	Max.	Unit	Notes
EIL	Input leakage error		I _{In} × R _{AS}			mV	I _{In} = leakage current
							(refer to the MCU's voltage and current operating ratings)
	Temp sensor slope	Across the full temperature range of the device	1.55	1.62	1.69	mV/°C	8
V _{TEMP25}	Temp sensor voltage	25 °C	706	716	726	mV	8

Table 28. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

- 1. All accuracy numbers assume the ADC is calibrated with $V_{REFH} = V_{DDA}$
- Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- The ADC supply current depends on the ADC conversion clock speed, conversion rate and ADC_CFG1[ADLPC] (low power). For lowest power operation, ADC_CFG1[ADLPC] must be set, the ADC_CFG2[ADHSC] bit must be clear with 1 MHz ADC conversion clock speed.
- 4. 1 LSB = $(V_{REFH} V_{REFL})/2^N$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.
- 8. ADC conversion clock < 3 MHz

Typical ADC 16-bit Differential ENOB vs ADC Clock




Figure 16. Typical ENOB vs. ADC_CLK for 16-bit differential mode



3.6.3.2 12-bit DAC operating behaviors Table 31. 12-bit DAC operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
I _{DDA_DACL}	Supply current — low-power mode		—	150	μΑ	
I _{DDA_DACH}	Supply current — high-speed mode		—	700	μΑ	
t _{DACLP}	Full-scale settling time (0x080 to 0xF7F) — low-power mode		100	200	μs	1
t _{DACHP}	Full-scale settling time (0x080 to 0xF7F) — high-power mode		15	30	μs	1
t _{CCDACLP}	Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode	_	0.7	1	μs	1
V _{dacoutl}	DAC output voltage range low — high- speed mode, no load, DAC set to 0x000	_	—	100	mV	
V _{dacouth}	DAC output voltage range high — high- speed mode, no load, DAC set to 0xFFF	V _{DACR} -100	—	V _{DACR}	mV	
INL	Integral non-linearity error — high speed mode	—	—	±8	LSB	2
DNL	Differential non-linearity error — $V_{DACR} > 2$ V		—	±1	LSB	3
DNL	Differential non-linearity error — V _{DACR} = VREF_OUT		—	±1	LSB	4
V _{OFFSET}	Offset error	_	±0.4	±0.8	%FSR	5
E _G	Gain error		±0.1	±0.6	%FSR	5
PSRR	Power supply rejection ratio, $V_{DDA} \ge 2.4 V$	60	—	90	dB	
T _{CO}	Temperature coefficient offset voltage	_	3.7	_	μV/C	6
T _{GE}	Temperature coefficient gain error	_	0.000421	—	%FSR/C	
A _C	Offset aging coefficient	_	—	100	μV/yr	
Rop	Output resistance (load = $3 \text{ k}\Omega$)	_	—	250	Ω	
SR	Slew rate -80h \rightarrow F7Fh \rightarrow 80h				V/µs	
	 High power (SP_{HP}) 	1.2	1.7	_		
	• Low power (SP _{LP})	0.05	0.12	_		
СТ	Channel to channel cross talk			-80	dB	
BW	3dB bandwidth				kHz	
	 High power (SP_{HP}) 	550	_	_		
	• Low power (SP _{LP})	40	_	—		

1. Settling within ±1 LSB

- 2. The INL is measured for 0 + 100 mV to V_{DACR} –100 mV
- 3. The DNL is measured for 0 + 100 mV to V_{DACR} –100 mV
- 4. The DNL is measured for 0 + 100 mV to V_{DACR} -100 mV with V_{DDA} > 2.4 V 5. Calculated by a best fit curve from V_{SS} + 100 mV to V_{DACR} 100 mV






Figure 27. I²S timing — slave modes

3.8.9.1 Normal Run, Wait and Stop mode performance over the full operating voltage range

This section provides the operating performance over the full operating voltage for the device in Normal Run, Wait and Stop modes.

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S1	I2S_MCLK cycle time	40	—	ns
S2	I2S_MCLK (as an input) pulse width high/low	45%	55%	MCLK period
S3	I2S_TX_BCLK/I2S_RX_BCLK cycle time (output)	80	—	ns
S4	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low	45%	55%	BCLK period
S5	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid	—	15	ns
S6	I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid	-1	-	ns
S7	I2S_TX_BCLK to I2S_TXD valid	—	15	ns
S8	I2S_TX_BCLK to I2S_TXD invalid	0	—	ns
S9	I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK	20.5	-	ns
S10	I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK	0	-	ns

Table 44.	I2S/SAI	master	mode	timing
-----------	---------	--------	------	--------






Figure 28. I2S/SAI timing — master modes

Table 45. 128	S/SAI slave i	mode tim	ning	
Characteristic		Min.	Max.	

Num.	Characteristic	Min.	Max.	Unit
	Operating voltage	1.71	3.6	V
S11	I2S_TX_BCLK/I2S_RX_BCLK cycle time (input)	80	—	ns
S12	I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input)	45%	55%	MCLK period
S13	I2S_TX_FS/I2S_RX_FS input setup before I2S_TX_BCLK/I2S_RX_BCLK	5.8	-	ns
S14	I2S_TX_FS/I2S_RX_FS input hold after I2S_TX_BCLK/I2S_RX_BCLK	2	-	ns
S15	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output valid	—	23.5	ns
S16	I2S_TX_BCLK to I2S_TXD/I2S_TX_FS output invalid	0	_	ns
S17	I2S_RXD setup before I2S_RX_BCLK	5.8	—	ns
S18	I2S_RXD hold after I2S_RX_BCLK	2	—	ns
S19	I2S_TX_FS input assertion to I2S_TXD output valid ¹	—	25	ns

1. Applies to first bit in each frame and only if the TCR4[FSE] bit is clear