

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

-XF

Product Status	Obsolete
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	67MHz
Connectivity	I ² C, LINbus, SPI, UART/USART, USB
Peripherals	CapSense, DMA, LCD, POR, PWM, WDT
Number of I/O	36
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 1x12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	68-VFQFN Exposed Pad
Supplier Device Package	68-QFN (8×8)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c5365lti-104

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Contents

2. Pinouts	
	a
3. Pin Descriptions	9
4. CPU 1 4.1 ARM Cortex-M3 CPU 1 4.2 Cache Controller 1 4.3 DMA and PHUB 1 4.4 Interrupt Controller 1	0 2 2
5. Memory 1 5.1 Static RAM 1 5.2 Flash Program Memory 1 5.3 Flash Security 1 5.4 EEPROM 1 5.5 Memory Map 1	6 6 6 7
6. System Integration 1 6.1 Clocking System 1 6.2 Power System 2 6.3 Reset 2 6.4 I/O System and Routing 2	8 2 4
7. Digital Subsystem 3 7.1 Example Peripherals 3 7.2 Universal Digital Block 3 7.3 UDB Array Description 3 7.4 DSI Routing Interface Description 3 7.5 USB 4 7.6 Timers, Counters, and PWMs 4 7.7 I ² C 4	2 6 9 1 1 3
8. Analog Subsystem48.1 Analog Routing48.2 Successive Approximation ADC48.3 Comparators48.4 Opamps48.5 Programmable SC/CT Blocks48.6 LCD Direct Drive58.7 CapSense58.8 Temp Sensor5	5 7 9 9 0

8.9 DAC	51
8.10 Up/Down Mixer	52
8.11 Sample and Hold	
9. Programming, Debug Interfaces, Resources	53
9.1 Debug Port Acquisition	
9.2 SWD Interface	
9.3 Debug Features	
9.4 Trace Features	
9.5 SWV Interface	
9.6 Programming Features	55
9.7 Device Security	55
10. Development Support	56
10.1 Documentation	56
10.2 Online	56
10.3 Tools	56
11. Electrical Specifications	57
11.1 Absolute Maximum Ratings	57
11.2 Device Level Specifications	58
11.3 Power Regulators	60
11.4 Inputs and Outputs	61
11.5 Analog Peripherals	
11.6 Digital Peripherals	
11.7 Memory	
11.8 PSoC System Resources	
11.9 Clocking	92
12. Ordering Information	
12.1 Part Numbering Conventions	97
13. Packaging	98
14. Acronyms	100
15. Reference Documents	101
16. Document Conventions	102
16.1 Units of Measure	102
17. Revision History	103
18. Sales, Solutions, and Legal Information	105






Figure 2-2. 100-Pin TQFP Part Pinout

Figure 2-3 and Figure 2-4 on page 9 show an example schematic and an example PCB layout, for the 100-pin TQFP part, for optimal analog performance on a 2-layer board.


- The two pins labeled V_{DDD} must be connected together.
- The two pins labeled V_{CCD} must be connected together, with capacitance added, as shown in Figure 2-3 and Power System on page 22. The trace between the two V_{CCD} pins should be as short as possible.
- The two pins labeled V_{SSD} must be connected together.

Note

4. Pins labeled Do Not Use (DNU) must be left floating. USB pins on devices without USB are DNU.



Figure 4-2. DMA Timing Diagram



4.3.4.2 Auto Repeat DMA

Auto repeat DMA is typically used when a static pattern is repetitively read from system memory and written to a peripheral. This is done with a single TD that chains to itself.

4.3.4.3 Ping Pong DMA

A ping pong DMA case uses double buffering to allow one buffer to be filled by one client while another client is consuming the data previously received in the other buffer. In its simplest form, this is done by chaining two TDs together so that each TD calls the opposite TD when complete.

4.3.4.4 Circular DMA


Circular DMA is similar to ping pong DMA except it contains more than two buffers. In this case there are multiple TDs; after the last TD is complete it chains back to the first TD.

4.3.4.5 Indexed DMA

In an indexed DMA case, an external master requires access to locations on the system bus as if those locations were shared memory. As an example, a peripheral may be configured as an SPI or I²C slave where an address is received by the external master. That address becomes an index or offset into the internal system bus memory space. This is accomplished with an initial "address fetch" TD that reads the target address location from the peripheral and writes that value into a subsequent TD in the chain. This modifies the TD chain on the fly. When the "address fetch" TD completes it moves on to the next TD, which has the new address information embedded in it. This TD then carries out the data transfer with the address location required by the external master.

4.3.4.6 Scatter Gather DMA

In the case of scatter gather DMA, there are multiple noncontiguous sources or destinations that are required to effectively carry out an overall DMA transaction. For example, a packet may need to be transmitted off of the device and the packet elements, including the header, payload, and trailer, exist in various noncontiguous locations in memory. Scatter gather DMA allows the segments to be concatenated together by using multiple TDs in a chain. The chain gathers the data from the multiple locations. A similar concept applies for the reception of data onto the device. Certain parts of the received data may need to be scattered to various locations in memory for software processing convenience. Each TD in the chain specifies the location for each discrete element in the chain.



4.3.4.7 Packet Queuing DMA

Packet queuing DMA is similar to scatter gather DMA but specifically refers to packet protocols. With these protocols, there may be separate configuration, data, and status phases associated with sending or receiving a packet.

For instance, to transmit a packet, a memory mapped configuration register can be written inside a peripheral, specifying the overall length of the ensuing data phase. The CPU can set up this configuration information anywhere in system memory and copy it with a simple TD to the peripheral. After the configuration phase, a data phase TD (or a series of data phase TDs) can begin (potentially using scatter gather). When the data phase TD(s) finish, a status phase TD can be invoked that reads some memory mapped status information from the peripheral and copies it to a location in system memory specified by the CPU for later inspection. Multiple sets of configuration, data, and status phase "subchains" can be strung together to create larger chains that transmit multiple packets in this way. A similar concept exists in the opposite direction to receive the packets.

4.3.4.8 Nested DMA

One TD may modify another TD, as the TD configuration space is memory mapped similar to any other peripheral. For example, a first TD loads a second TD's configuration and then calls the second TD. The second TD moves data as required by the application. When complete, the second TD calls the first TD, which again updates the second TD's configuration. This process repeats as often as necessary.





run the CPU. It can also generate fast time intervals using the fast timewheel.


The fast timewheel is a 100 kHz, 5-bit counter clocked by the ILO that can also be used to generate periodic interrupts. The fast timewheel settings are programmable, and the counter automatically resets when the terminal count is reached. This enables flexible, periodic interrupts to the CPU at a higher rate than is allowed using the central timewheel. The fast timewheel can generate an optional interrupt each time the terminal count is reached. The 33 kHz clock (CLK33K) comes from a divide-by-3 operation on CLK100K. This output can be used as a reduced accuracy version of the 32.768 kHz ECO clock with no need for a crystal. The fast timewheel cannot be used as a wakeup source and must be turned off before entering sleep or hibernate mode.

6.1.2 External Oscillators

6.1.2.1 MHz External Crystal Oscillator

The MHzECO provides high frequency, high precision clocking using an external crystal (see Figure 6-2). It supports crystals in the range of 4 to 25 MHz. When used in conjunction with the PLL, it can generate CPU and system clocks up to the device's maximum frequency (see Phase-Locked Loop on page 19). The MHzECO with a 24 MHz crystal can be used with the clock doubler to generate a 48 MHz clock for the USB. If a crystal is not used then Xi must be shorted to ground and Xo must be left floating. MHzECO accuracy depends on the crystal chosen.

Figure 6-2. MHzECO Block Diagram




6.1.2.2 32.768 kHz ECO

The 32.768 kHz external crystal oscillator (32kHzECO) provides precision timing with minimal power consumption using an external 32.768 kHz watch crystal (see Figure 6-3). The RTC uses a 1-second interrupt to implement the RTC functionality in firmware.

The oscillator works in two distinct power modes. This allows users to trade off power consumption with noise immunity from neighboring circuits. The GPIO pins connected to the external crystal and capacitors are fixed.

Figure 6-3. 32kHzECO Block Diagram



It is recommended that the external 32.768-kHz watch crystal have a load capacitance (CL) of 6 pF or 12.5 pF. Check the crystal manufacturer's datasheet. The two external capacitors, CL1 and CL2, are typically of the same value, and their total capacitance, CL1CL2 / (CL1 + CL2), including pin and trace capacitance, should equal the crystal CL value. For more information, refer to application note AN54439: PSoC 3 and PSoC 5 External Oscillators. See also pin capacitance specifications in the "GPIO" section on page 61.

6.1.2.3 Digital System Interconnect

The DSI provides routing for clocks taken from external clock oscillators connected to I/O. The oscillators can also be generated within the device in the digital system and Universal Digital Blocks.

While the primary DSI clock input provides access to all clocking resources, up to eight other DSI clocks (internally or externally generated) may be routed directly to the eight digital clock dividers. This is only possible if there are multiple precision clock sources.



6.1.3 Clock Distribution

All seven clock sources are inputs to the central clock distribution system. The distribution system is designed to create multiple high precision clocks. These clocks are customized for the design's requirements and eliminate the common problems found with limited resolution prescalers attached to peripherals. The clock distribution system generates several types of clock trees.

- The system clock is used to select and supply the fastest clock in the system for general system clock requirements and clock synchronization of the PSoC device.
- Bus clock 16-bit divider uses the system clock to generate the system's bus clock used for data transfers and the CPU. The CPU clock is directly derived from the bus clock.
- Eight fully programmable 16-bit clock dividers generate digital system clocks for general use in the digital system, as configured by the design's requirements. Digital system clocks can generate custom clocks derived from any of the seven clock sources for any purpose. Examples include baud rate generators, accurate PWM periods, and timer clocks, and many others. If more than eight digital clock dividers are required, the UDBs and fixed function timer/counter/PWMs can also generate clocks.
- Four 16-bit clock dividers generate clocks for the analog system components that require clocking, such as the ADC. The analog clock dividers include skew control to ensure that critical analog events do not occur simultaneously with digital switching events. This is done to reduce analog system noise.

Each clock divider consists of an 8-input multiplexer, a 16-bit clock divider (divide by 2 and higher) that generates ~50% duty cycle clocks, system clock resynchronization logic, and deglitch logic. The outputs from each digital clock tree can be routed into the digital system interconnect and then brought back into the clock system as an input, allowing clock chaining of up to 32 bits.

6.1.4 USB Clock Domain

The USB clock domain is unique in that it operates largely asynchronously from the main clock network. The USB logic contains a synchronous bus interface to the chip, while running on an asynchronous clock to process USB data. The USB logic requires a 48 MHz frequency. This frequency can be generated from different sources, including DSI clock at 48 MHz or doubled value of 24 MHz from the MHzECO or DSI signal.



6.2 Power System

The power system consists of separate analog, digital, and I/O supply pins, labeled V_{DDA} , V_{DDD} , and Vddiox, respectively. It also includes two internal 1.8 V regulators that provide the digital (V_{CCD}) and analog (V_{CCA}) supplies for the internal core logic. The output pins of the regulators (V_{CCD} and V_{CCA}) and the V_{DDIO} pins must have capacitors connected as shown in Figure 6-4 (10 μ F is required for sleep mode. See Table 11-3). The two V_{CCD} pins must be shorted together, with as short a trace as possible. The power system also contains a hibernate regulator.




Figure 6-4. PSoC Power System

Note The two V_{CCD} pins must be connected together with as short a trace as possible. A trace under the device is recommended, as shown in Figure 2-4.



6.4.1 Drive Modes

Each GPIO and SIO pin is individually configurable into one of the eight drive modes listed in Table 6-5. Three configuration bits are used for each pin (DM[2:0]) and set in the PRTxDM[2:0] registers. Figure 6-10 depicts a simplified pin view based on each of the eight drive modes. Table 6-5 shows the I/O pin's drive state based on the port data register value or digital array signal

if bypass mode is selected. Note that the actual I/O pin voltage is determined by a combination of the selected drive mode and the load at the pin. For example, if a GPIO pin is configured for resistive pull-up mode and driven high while the pin is floating, the voltage measured at the pin is a high logic state. If the same GPIO pin is externally tied to ground then the voltage unmeasured at the pin is a low logic state.

Figure 6-10. Drive Mode




Table 6-5. Drive Modes

Diagram	Drive Mode	PRTxDM2	PRTxDM1	PRTxDM0	PRTxDR = 1	PRTxDR = 0
0	High impedence analog	0	0	0	High-Z	High-Z
1	High Impedance digital	0	0	1	High-Z	High-Z
2	Resistive pull-up ^[11]	0	1	0	Res High (5K)	Strong Low
3	Resistive pull-down ^[11]	0	1	1	Strong High	Res Low (5K)
4	Open drain, drives low	1	0	0	High-Z	Strong Low
5	Open drain, drive high	1	0	1	Strong High	High-Z
6	Strong drive	1	1	0	Strong High	Strong Low
7	Resistive pull-up and pull-down ^[11]	1	1	1	Res High (5K)	Res Low (5K)

High Impedance Analog

The default reset state with both the output driver and digital input buffer turned off. This prevents any current from flowing in the I/O's digital input buffer due to a floating voltage. This state is recommended for pins that are floating or that support an analog voltage. High impedance analog pins do not provide digital input functionality. To achieve the lowest chip current in sleep modes, all I/Os must either be configured to the high impedance analog mode, or have their pins driven to a power supply rail by the PSoC device or by external circuitry.

High Impedance Digital

The input buffer is enabled for digital signal input. This is the standard high impedance (HiZ) state recommended for digital inputs.


Note

11. Resistive pull-up and pull-down are not available with SIO in regulated output mode.



7.1.4.2 Component Catalog

Figure 7-3. Component Catalog




The component catalog is a repository of reusable design elements that select device functionality and customize your PSoC device. It is populated with an impressive selection of content; from simple primitives such as logic gates and device registers, through the digital timers, counters and PWMs, plus analog components such as ADC, DACs, and filters, and communication protocols, such as I²C and USB. See "Example Peripherals" section on page 32 for more details about available peripherals. All content is fully characterized and carefully documented in data sheets with code examples, AC/DC specifications, and user code ready APIs.

7.1.4.3 Design Reuse

The symbol editor gives you the ability to develop reusable components that can significantly reduce future design time. Just draw a symbol and associate that symbol with your proven design. PSoC Creator allows for the placement of the new symbol anywhere in the component catalog along with the content provided by Cypress. You can then reuse your content as many times as you want, and in any number of projects, without ever having to revisit the details of the implementation.

7.1.4.4 Software Development

Figure 7-4. Code Editor



Anchoring the tool is a modern, highly customizable user interface. It includes project management and integrated editors for C and assembler source code, as well the design entry tools.

Project build control leverages compiler technology from top commercial vendors such as ARM® Limited, Keil[™], and CodeSourcery (GNU). Free versions of Keil C51 and GNU C Compiler (GCC) for ARM, with no restrictions on code size or end product distribution, are included with the tool distribution. Upgrading to more optimizing compilers is a snap with support for the professional Keil C51 product and ARM RealView[™] compiler.

7.1.4.5 Nonintrusive Debugging

Figure 7-5. PSoC Creator Debugger

	Sec Eropeier 4.8 (Ellerine antigenment internet/1818 a prioriente.c)				586
88.94	Date but he bis plan be				1.000
104	JURGE A REAL MENT OF THE ADDRESS FOR THE P.				
82.24	3. 1 / F NOS 200.				
	a an a man a				
. 18.					
	Table "device.b"				
10 010	Links "reframe of the second sec				
10 814	ture "mai.b"				
**					
	R tataff + Sc				
22 0.00	is comple = 0:				
	and all a second a se				
48114					
34	Roe (1/)				
121	1 (1) Term main inner. N				
127	/* Tous sume same. */				
100.0	//180/87107 Finance an ent change				
88.	//*************************************				
100					
- 10	Sector 110				
100	(medianit) a Netta (haff) (
	///////////////////////////////////////				
100					
	///AFURTURT diditionics_Rooting_Tooms				
29	//Finane one the discuss Re-address Ent server av sussessed.				
	Fitnering this realize will rease as interrupt in some wary ". Bas				
20	Reduces April an Timer Brach (1)				
-	Janual and a state of the state				
-					
**	//weery single AFI sections in the SEE to test complication for the first of the former (
	fand a farfailt kandilt				
	164	Alleri	tán .	Fade	

With SWD debug connectivity available on all devices, the PSoC Creator debugger offers full control over the target device with minimum intrusion. Breakpoints and code execution commands are all readily available from toolbar buttons and an impressive lineup of windows—register, locals, watch, call stack, memory and peripherals—make for an unparalleled level of visibility into the system.



PSoC Creator contains all the tools necessary to complete a design, and then to maintain and extend that design for years to come. All steps of the design flow are carefully integrated and optimized for ease-of-use and to maximize productivity.

7.2 Universal Digital Block

The Universal Digital Block (UDB) represents an evolutionary step to the next generation of PSoC embedded digital peripheral functionality. The architecture in first generation PSoC digital blocks provides coarse programmability in which a few fixed functions with a small number of options are available. The new UDB architecture is the optimal balance between configuration granularity and efficient implementation. A cornerstone of this approach is to provide the ability to customize the devices digital operation to match application requirements.

To achieve this, UDBs consist of a combination of uncommitted logic (PLD), structured logic (Datapath), and a flexible routing scheme to provide interconnect between these elements, I/O connections, and other peripherals. UDB functionality ranges from simple self contained functions that are implemented in one UDB, or even a portion of a UDB (unused resources are available for other functions), to more complex functions that require multiple UDBs. Examples of basic functions are timers, counters, CRC generators, PWMs, dead band generators, and communications functions, such as UARTs, SPI, and I²C. Also, the PLD blocks and connectivity provide full featured general purpose programmable logic within the limits of the available resources.




Figure 7-6. UDB Block Diagram

The main component blocks of the UDB are:


PLD blocks - There are two small PLDs per UDB. These blocks take inputs from the routing array and form registered or combinational sum-of-products logic. PLDs are used to implement state machines, state bits, and combinational logic equations. PLD configuration is automatically generated from graphical primitives.

- Datapath Module This 8-bit wide datapath contains structured logic to implement a dynamically configurable ALU, a variety of compare configurations and condition generation. This block also contains input/output FIFOs, which are the primary parallel data interface between the CPU/DMA system and the UDB.
- Status and Control Module The primary role of this block is to provide a way for CPU firmware to interact and synchronize with UDB operation.
- Clock and Reset Module This block provides the UDB clocks and reset selection and control.

7.2.1 PLD Module

The primary purpose of the PLD blocks is to implement logic expressions, state machines, sequencers, look up tables, and decoders. In the simplest use model, consider the PLD blocks as a standalone resource onto which general purpose RTL is synthesized and mapped. The more common and efficient use model is to create digital functions from a combination of PLD and datapath blocks, where the PLD implements only the random logic and state portion of the function while the datapath (ALU) implements the more structured elements.

Figure 7-7. PLD 12C4 Structure




One 12C4 PLD block is shown in Figure 7-7. This PLD has 12 inputs, which feed across eight product terms. Each product term (AND function) can be from 1 to 12 inputs wide, and in a given product term, the true (T) or complement (C) of each input can be selected. The product terms are summed (OR function) to create the PLD outputs. A sum can be from 1 to 8 product terms wide. The 'C' in 12C4 indicates that the width of the OR gate (in this case 8) is constant across all outputs (rather than variable as in a 22V 10 device). This PLA like structure gives maximum flexibility and insures that all inputs and outputs are permutable for ease of allocation by the software tools. There are two 12C4 PLDs in each UDB.



7.2.2 Datapath Module

The datapath contains an 8-bit single cycle ALU, with associated compare and condition generation logic. This datapath block is optimized to implement embedded functions, such as timers, counters, integrators, PWMs, PRS, CRC, shifters and dead band generators and many others.



7.2.2.6 Working Registers

The datapath contains six primary working registers, which are accessed by CPU firmware or DMA during normal operation.

Table 7-1. Working Datapath Registers

Name	Function	Description
A0 and A1	Accumulators	These are sources and sinks for the ALU and also sources for the compares.
D0 and D1	Data Registers	These are sources for the ALU and sources for the compares.
F0 and F1	FIFOs	These are the primary interface to the system bus. They can be a data source for the data registers and accumulators or they can capture data from the accumu- lators or ALU. Each FIFO is four bytes deep.

7.2.2.7 Dynamic Datapath Configuration RAM

Dynamic configuration is the ability to change the datapath function and internal configuration on a cycle-by-cycle basis, under sequencer control. This is implemented using the 8-word x 16-bit configuration RAM, which stores eight unique 16-bit wide configurations. The address input to this RAM controls the sequence, and can be routed from any block connected to the UDB routing matrix, most typically PLD logic, I/O pins, or from the outputs of this or other datapath blocks.


ALU

The ALU performs eight general purpose functions. They are:

- Increment
- Decrement
- Add
- Subtract
- Logical AND
- Logical OR
- Logical XOR
- Pass, used to pass a value through the ALU to the shift register, mask, or another UDB register



Figure 7-17. I/O Pin Output Enable Connectivity




7.5 USB

PSoC includes a dedicated Full-Speed (12 Mbps) USB 2.0 transceiver supporting all four USB transfer types: control, interrupt, bulk, and isochronous. PSoC Creator provides full configuration support. USB interfaces to hosts through two dedicated USBIO pins, which are detailed in the "I/O System and Routing" section on page 25.

When using USB, either a crystal must be used (24 MHz with MHZECO) or a similar high-accuracy clock source must be provided externally through a pin and the DSI. Also, bus clock must be equal to 33 MHz. See *Section 6.1* on page 18 for details.

USB includes the following features:

- Eight unidirectional data endpoints
- One bidirectional control endpoint 0 (EP0)
- Shared 512-byte buffer for the eight data endpoints
- Dedicated 8-byte buffer for EP0
- Two memory modes
 Manual Memory Management with No DMA Access
- Manual Memory Management with Manual DMA Access
- Internal 3.3 V regulator for transceiver
- Interrupts on bus and each endpoint event
- USB Reset, Suspend, and Resume operations
- Bus powered and self powered modes



7.6 Timers, Counters, and PWMs


The Timer/Counter/PWM peripheral is a 16-bit dedicated peripheral providing three of the most common embedded peripheral features. As almost all embedded systems use some combination of timers, counters, and PWMs. Four of them have been included on this PSoC device family. Additional and more advanced functionality timers, counters, and PWMs can also be instantiated in Universal Digital Blocks (UDBs) as required. PSoC Creator allows designers to choose the timer, counter, and PWM features that they require. The tool set utilizes the most optimal resources available.

The Timer/Counter/PWM peripheral can select from multiple clock sources, with input and output signals connected through the DSI routing. DSI routing allows input and output connections to any device pin and any internal digital signal accessible through the DSI. Each of the four instances has a compare output and terminal count output (optional complementary compare output). The Timer/Counter/PWMs are configurable as free running, one shot, or Enable input controlled. The peripheral has timer reset and capture inputs, and a kill input for control of the comparator outputs. The peripheral supports full 16-bit capture.

Timer/Counter/PWM features include:

- 16-bit Timer/Counter/PWM (down count only)
- Selectable clock source
- PWM comparator (configurable for LT, LTE, EQ, GTE, GT)
- Period reload on start, reset, and terminal count
- Dynamic counter reads
- Timer capture mode
- Count while enable signal is asserted mode
- Free run mode
- One Shot mode (stop at end of period)
- Complementary PWM outputs with deadband
- PWM output kill





Lower Left Quadrant

Document Number: 001-66237 Rev. *D




9.1 Debug Port Acquisition


Prior to programming or debugging, the debug port must be acquired. There is a time window after reset within which the Port Acquire must be completed. This window is initially 8 µs; if eight clocks are detected on the SWDCK line within the 8 µs period, the time window will then be extended to 400 µs to complete the port acquire operation. The port acquire key must be transmitted over one of the two SWD pin pairs; see SWD Interface. For a detailed description of the acquire key sequence, refer to the Technical Reference Manual

9.2 SWD Interface

SWD uses two pins, either two port 1 pins or the USBIO D+ and D- pins. The USBIO pins are useful for in system programming of USB solutions that would otherwise require a separate

programming connector. One pin is used for the data clock (SWDCK) and the other is used for data input and output (SWDIO). SWD can be enabled on only one of the pin pairs at a time. When USB pins D+ and D- are used for SWD function, the SWDCK pin of port P1[1] is not available for use as a general purpose I/O and it should be externally pulled down using a resistor of less than 100 K Ω . SWD is used for debugging or for programming the flash memory. In addition, the SWD interface supports the SWV trace output. The SWD interface also includes the SWV interface, see SWV Interface on page 55. When using the SWD/SWV pins as standard GPIO, make sure that the GPIO functionality and PCB circuits do not interfere with SWD/SWV use. The SWV trace output is automatically activated whenever the SWD is activated.






¹ The voltage levels of the Host Programmer and the PSoC 5 voltage domains involved in programming should be the same. XRES pin is powered by V_{DDIO1} . The USB SWD pins are powered by V_{DDD} . So for programming using the USB SWD pins with XRES pin, the V_{DDD} , V_{DDIO1} of PSoC 5 should be at the same voltage level as Host V_{DD} . Rest of PSoC 5 voltage domains (V_{DDA} , V_{DDIO2} , V_{DDIO2} , V_{DDIO3}) need not be at the same voltage level as host Programmer. The Port 1 SWD pins are powered by V_{DDIO1} . So V_{DDIO1} of PSoC 5 should be at same voltage level as host V_{DD} for Port 1 SWD programming. Rest of PSoC 5 voltage domains (V_{DDA} , V_{DDIO2} , V_{DDIO3}) need not be at the same voltage V_{DDIO3}) need not be at the same voltage level as host Programmer.

² Vdda must be greater than or equal to all other power supplies (Vddd, Vddio's) in PSoC 5.

- ³ For Power cycle mode Programming, XRES pin is not required. But the Host programmer must have the capability to toggle power (Vddd, Vdda, All Vddio's) to PSoC 5. This may typically require external interface circuitry to toggle power which will depend on the programming setup. The power supplies can be brought up in any sequence, however, once stable, VDDA must be greater than or equal to all other supplies.
- ⁴ When USB SWD pins are used for Programming, the P1[1] SWDCK pin must be externally connected to Ground using external pull-down resistor (around 100 K resistor). This is required for P15[7] SWDCK signal to be seen by PSoC 5's internal logic.



Figure 11-7. GPIO Output Rise and Fall Times, Fast Strong Mode, $V_{DDIO} = 3.3 V$, 25 pF Load



Note that under certain conditions an SIO pin may cause up to 1 mA of additional current to be drawn from the related V_{DDIO} pin. If an SIO pin's voltage exceeds its V_{DDIO} supply by 0.5 V, the trigger condition is set. After the trigger condition is set, the SIO pin causes increased current when its voltage is between V_{SSD} + 0.5 V and V_{DDIO} – 0.5 V. The trigger condition is reset when the SIO pin is brought within the range of V_{SSD} to V_{SSD} + 0.5 V. The trigger condition may unknowningly be met during device powerup due to

differences in supply ramps. Table 11-8. SIO DC Specifications

11.4.2 SIO

Parameter	Description	Conditions	Min	Тур	Max	Units
Vinmax	Maximum input voltage	All allowed values of Vddio and Vddd, see <i>Section 11.2.1</i>	-	-	5.5	V
Vinref	Input voltage reference (Differential input mode)		0.5	_	$0.52 \times V_{DDIO}$	V
	Output voltage reference (Regulate	d output mode)				
Voutref		V _{DDIO} > 3.7	1	_	V _{DDIO} – 1	V
		V _{DDIO} < 3.7	1	-	V _{DDIO} – 0.5	V
	Input voltage high threshold					
V _{IH}	GPIO mode	CMOS input	$0.7 \times V_{DDIO}$	-	-	V
	Differential input mode ^[26]	Hysteresis disabled	SIO_ref + 0.2	-	_	V
	Input voltage low threshold					
V _{IL}	GPIO mode	CMOS input	_	_	$0.3 \times V_{DDIO}$	V
	Differential input mode ^[26]	Hysteresis disabled	_	_	SIO_ref-0.2	V
	Output voltage high					
M	Unregulated mode	I _{OH} = 4 mA, V _{DDIO} = 3.3 V	V _{DDIO} – 0.4	—	-	V
V _{OH}	Regulated mode ^[26]	I _{OH} = 1 mA	SIO_ref - 0.65	_	Voutref + 0.2	V
	Regulated mode ^[26]	I _{OH} = 0.1 mA	SIO_ref – 0.3	-	SIO_ref + 0.2	V
V _{OL}	Output voltage low	V _{DDIO} = 3.30 V, I _{OL} = 25 mA	_	-	0.8	V
Rpullup	Pull-up resistor		3.5	5.6	8.5	kΩ
Rpulldown	Pull-down resistor		3.5	5.6	8.5	kΩ
IIL	Input leakage current (absolute value) ^[27]					
	V _{IH} <u>≤</u> Vddsio	25 °C, Vddsio = 3.0 V, V _{IH} = 3.0 V	_	_	14	nA
	V _{IH} > Vddsio	25 °C, Vddsio = 0 V, V _{IH} = 3.0 V	_	_	10	μA

Figure 11-8. GPIO Output Rise and Fall Times, Slow Strong Mode, V_{DDIO} = 3.3 V, 25 pF Load

Notes

26. See Figure 6-8 on page 28 and Figure 6-11 on page 31 for more information on SIO reference.

27. Based on device characterization (Not production tested).



11.4.3 USBIO

For operation in GPIO mode, the standard range for V_{DDD} applies, see Device Level Specifications on page 58.

Table 11-10. USBIO DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Rusbi	USB D+ pull-up resistance	With idle bus	0.900	-	1.575	kΩ
Rusba	USB D+ pull-up resistance	While receiving traffic	1.425	-	3.090	kΩ
Vohusb	Static output high	15 k Ω ±5% to Vss, internal pull-up enabled	2.8	_	3.6	V
Volusb	Static output low	15 k Ω ±5% to Vss, internal pull-up enabled	-	_	0.3	V
Vihgpio	Input voltage high, GPIO mode	$V_{DDD} \ge 3 V$	2	-	-	V
Vilgpio	Input voltage low, GPIO mode	$V_{DDD} \ge 3 V$	_	-	0.8	V
Vohgpio	Output voltage high, GPIO mode	I_{OH} = 4 mA, $V_{DDD} \ge 3 V$	2.4	-	-	V
Volgpio	Output voltage low, GPIO mode	I_{OL} = 4 mA, $V_{DDD} \ge 3 V$	_	-	0.3	V
Vdi	Differential input sensitivity	(D+)–(D–)	-	-	0.2	V
Vcm	Differential input common mode range		0.8	-	2.5	V
Vse	Single ended receiver threshold		0.8	-	2	V
Rps2	PS/2 pull-up resistance	In PS/2 mode, with PS/2 pull-up enabled	3	-	7	kΩ
Rext	External USB series resistor	In series with each USB pin	21.78 (–1%)	22	22.22 (+1%)	Ω
Zo	USB driver output impedance ^[29]	Including Rext	28	-	44	Ω
C _{IN}	USB transceiver input capacitance		_	-	20	pF
I _{IL} [30]	Input leakage current (absolute value)	25 °C, V _{DDD} = 3.0 V	_	_	2	nA

Figure 11-14. USBIO Output High Voltage and Current, **GPIO Mode**





Figure 11-15. USBIO Output Low Voltage and Current, **GPIO Mode**



Note

This parameter is not production tested and cannot be guaranteed over all temperatures.
 Based on device characterization (Not production tested).



Table 11-16. Opamp AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
GBW	Gain-bandwidth product	200 pF load	3	-	-	MHz
SR	Slew rate, 20% - 80%	200 pF load	3	-	-	V/µs
e _n	Input noise density	Vdda = 5 V, at 100 kHz	-	45	-	nV/sqrtHz





Figure 11-21. Opamp Step Response, Rising

Figure 11-22. Opamp Noise vs Frequency, V_{DDA} = 5V



11.5.2 Voltage Reference

Table 11-17. Voltage Reference Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
V _{REF}	Precision reference voltage	Initial trimming	1.017 (–0.7%)	1.024	1.033 (+0.9%)	V
	Temperature drift ^[32]		-	-	57	ppm/°C
	Long term drift		-	100	-	ppm/Khr
	Thermal cycling drift (stability) ^[32]		-	100	_	ppm

Note

32. Based on device characterization (Not production tested).

Figure 11-23. Opamp Step Response, Falling






Figure 11-30. IDAC INL vs Input Code, Range = 255 μ A, Source Mode



Figure 11-31. IDAC DNL vs Input Code, Range = 255 μ A, Source Mode




Figure 11-32. IDAC INL vs Input Code, Range = 255 $\mu\text{A},$ Sink Mode





Figure 11-33. IDAC DNL vs Input Code, Range = 255 $\mu\text{A},$ Sink Mode





11.9 Clocking

Specifications are valid for –40 °C \leq T_A \leq 85 °C and T_J \leq 100 °C, except where noted. Specifications are valid for 2.7 V to 5.5 V, except where noted. Unless otherwise specified, all charts and graphs show typical values.

11.9.1 kHz External Crystal Oscillator (kHzECO)

For more information on crystal selection for the kHzECO, refer to application note AN54439: PSoC 3 and PSoC 5 External Oscillators.

Table 11-57. kHz ECO DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
I _{DD}	Oscillator operating current	Low power mode; CL = 6 pF	-	0.25	-	μA
C _{IN}	Capacitance at Pins kHz-XTAL:Xi and kHz-XTAL:Xo ^[42]		_	5	7	pF

Table 11-58. kHz ECO Crystal Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
F	Crystal frequency		_	32.768	-	kHz
CL	Crystal load capacitance	Recommended values	-	6 or 12.5	-	pF
DL	Crystal drive level tolerance		1	-	-	μW

11.9.2 Internal Main Oscillator

Table 11-59. IMO DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Supply current					
	48 MHz		_	465	850	μA
	24 MHz		-	195	500	μA
	12 MHz		-	150	450	μA
	6 MHz		1	120	400	μA
	3 MHz		_	105	300	μA

42. Based on device characterization (Not production tested).



12.1 Part Numbering Conventions

PSoC 5 devices follow the part numbering convention described here. All fields are single character alphanumeric (0, 1, 2, ..., 9, A, B, ..., Z) unless stated otherwise.

CY8Cabcdefg-xxx

- a: Architecture
 - □ 3: PSoC 3
 - □ 5: PSoC 5
- b: Family group within architecture
 - □ 2: CY8C52 family
 - □ 3: CY8C53 family
 - □ 4: CY8C54 family
 - □ 5: CY8C55 family
- c: Speed grade
 - □ 4: 40 MHz
 - 🛚 6: 67 MHz
- d: Flash capacity
 - □ 5: 32 KB
 - 🛚 6: 64 KB
 - □ 7: 128 KB
 - 🛚 8: 256 KB

- ef: Package code
 - Two character alphanumeric
 AX: TQFP
 LT: QFN
- g: Temperature range
- C: commercial
- I: industrial
- A: automotive
- xxx: Peripheral set
 - Three character numeric
 - No meaning is associated with these three characters

Examples	<u>CY8C 5 3 6 8 AX/LT I - x x</u>	X
	Cypress Prefix	
5: PSoC 5	Architecture	
3: CY8C53 Family	Family Group within Architecture	
6: 67 MHz	Speed Grade	
8: 256 KB	Flash Capacity	
AX: TQFP, LT: QFN	Package Code	
I: Industrial	Temperature Range	
	Peripheral Set	

All devices in the PSoC 5 CY8C53 family comply to RoHS-6 specifications, demonstrating the commitment by Cypress to lead-free products. Lead (Pb) is an alloying element in solders that has resulted in environmental concerns due to potential toxicity. Cypress uses nickel-palladium-gold (NiPdAu) technology for the majority of leadframe-based packages.

A high level review of the Cypress Pb-free position is available on our website. Specific package information is also available. Package Material Declaration data sheets (PMDDs) identify all substances contained within Cypress packages. PMDDs also confirm the absence of many banned substances. The information in the PMDDs will help Cypress customers plan for recycling or other "end of life" requirements.



Acronym	Description
PLD	programmable logic device, see also PAL
PLL	phase-locked loop
PMDD	package material declaration data sheet
POR	power-on reset
PRS	pseudo random sequence
PS	port read data register
PSoC [®]	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RSVD	reserved
RTC	real-time clock
RTL	register transfer language
RTR	remote transmission request
RX	receive
SAR	successive approximation register
SC/CT	switched capacitor/continuous time
SCL	I ² C serial clock
SDA	I ² C serial data
S/H	sample and hold
SIO	special input/output, GPIO with advanced features. See GPIO.
SNR	signal-to-noise ratio
SOC	start of conversion
SOF	start of frame

Table 14-1. Acronyms Used in this Document (continued)

Table 14-1. Acronyms Used in this Document (continued)

Acronym	Description
SPI	Serial Peripheral Interface, a communications protocol
SR	slew rate
SRAM	static random access memory
SRES	software reset
SWD	serial wire debug, a test protocol
SWV	single-wire viewer
TD	transaction descriptor, see also DMA
THD	total harmonic distortion
TIA	transimpedance amplifier
TRM	technical reference manual
TTL	transistor-transistor logic
TX	transmit
UART	Universal Asynchronous Transmitter Receiver, a communications protocol
UDB	universal digital block
USB	Universal Serial Bus
USBIO	USB input/output, PSoC pins used to connect to a USB port
VDAC	voltage DAC, see also DAC, IDAC
WDT	watchdog timer
WOL	write once latch, see also NVL
WRES	watchdog timer reset
XRES	external reset I/O pin
XTAL	crystal

15. Reference Documents

PSoC® 3, PSoC® 5 Architecture TRM PSoC® 5 Registers TRM