



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"


#### Details

Product Status	Obsolete
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	67MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART, USB
Peripherals	CapSense, DMA, LCD, POR, PWM, WDT
Number of I/O	60
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 1x12b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy8c5368axi-106">https://www.e-xfl.com/product-detail/infineon-technologies/cy8c5368axi-106</a>

## Contents

<b>1. Architectural Overview .....</b>	<b>3</b>	8.9 DAC .....	51
<b>2. Pinouts .....</b>	<b>5</b>	8.10 Up/Down Mixer .....	52
<b>3. Pin Descriptions .....</b>	<b>9</b>	8.11 Sample and Hold .....	53
<b>4. CPU .....</b>	<b>10</b>	<b>9. Programming, Debug Interfaces, Resources .....</b>	<b>53</b>
4.1 ARM Cortex-M3 CPU .....	10	9.1 Debug Port Acquisition .....	54
4.2 Cache Controller .....	12	9.2 SWD Interface .....	54
4.3 DMA and PHUB .....	12	9.3 Debug Features .....	55
4.4 Interrupt Controller .....	14	9.4 Trace Features .....	55
<b>5. Memory .....</b>	<b>16</b>	9.5 SWV Interface .....	55
5.1 Static RAM .....	16	9.6 Programming Features .....	55
5.2 Flash Program Memory .....	16	9.7 Device Security .....	55
5.3 Flash Security .....	16	<b>10. Development Support .....</b>	<b>56</b>
5.4 EEPROM .....	16	10.1 Documentation .....	56
5.5 Memory Map .....	17	10.2 Online .....	56
<b>6. System Integration .....</b>	<b>18</b>	10.3 Tools .....	56
6.1 Clocking System .....	18	<b>11. Electrical Specifications .....</b>	<b>57</b>
6.2 Power System .....	22	11.1 Absolute Maximum Ratings .....	57
6.3 Reset .....	24	11.2 Device Level Specifications .....	58
6.4 I/O System and Routing .....	25	11.3 Power Regulators .....	60
<b>7. Digital Subsystem .....</b>	<b>32</b>	11.4 Inputs and Outputs .....	61
7.1 Example Peripherals .....	32	11.5 Analog Peripherals .....	68
7.2 Universal Digital Block .....	36	11.6 Digital Peripherals .....	85
7.3 UDB Array Description .....	39	11.7 Memory .....	88
7.4 DSI Routing Interface Description .....	39	11.8 PSoC System Resources .....	90
7.5 USB .....	41	11.9 Clocking .....	92
7.6 Timers, Counters, and PWMs .....	41	<b>12. Ordering Information .....</b>	<b>96</b>
7.7 I <sup>2</sup> C .....	43	12.1 Part Numbering Conventions .....	97
<b>8. Analog Subsystem .....</b>	<b>44</b>	<b>13. Packaging .....</b>	<b>98</b>
8.1 Analog Routing .....	45	<b>14. Acronyms .....</b>	<b>100</b>
8.2 Successive Approximation ADC .....	47	<b>15. Reference Documents .....</b>	<b>101</b>
8.3 Comparators .....	47	<b>16. Document Conventions .....</b>	<b>102</b>
8.4 Opamps .....	49	16.1 Units of Measure .....	102
8.5 Programmable SC/CT Blocks .....	49	<b>17. Revision History .....</b>	<b>103</b>
8.6 LCD Direct Drive .....	50	<b>18. Sales, Solutions, and Legal Information .....</b>	<b>105</b>
8.7 CapSense .....	51		
8.8 Temp Sensor .....	51		

Figure 2-4. Example PCB Layout for 100-Pin TQFP Part for Optimal Analog Performance



## 3. Pin Descriptions

**IDAC0, IDAC2.** Low resistance output pin for high current DACs (IDAC).

**OpAmp0out, OpAmp2out.** High current output of uncommitted opamp<sup>[6]</sup>.

**Extref0, Extref1.** External reference input to the analog system.

**OpAmp0-, OpAmp2-.** Inverting input to uncommitted opamp.

**OpAmp0+, OpAmp2+.** Noninverting input to uncommitted opamp.

**SAR0ref.** External reference for SAR ADC.

**GPIO.** General purpose I/O pin provides interfaces to the CPU, digital peripherals, analog peripherals, interrupts, LCD segment drive, and CapSense<sup>[6]</sup>.

**kHz XTAL: Xo, kHz XTAL: Xi.** 32.768 kHz crystal oscillator pin.

**MHz XTAL: Xo, MHz XTAL: Xi.** 4 to 25 MHz crystal oscillator pin. If a crystal is not used then Xi must be shorted to ground and Xo must be left floating.

**SIO.** Special I/O provides interfaces to the CPU, digital peripherals and interrupts with a programmable high threshold voltage, analog comparator, high sink current, and high impedance state when the device is unpowered.

**SWDCK.** Serial Wire Debug Clock programming and debug port connection. When programming and debugging using SWD is done over USBIOs, the SWDCK pin of port P1[1] is not available for use as a general purpose I/O and should be externally pulled down using a resistor of less than 100 K $\Omega$ .

**SWDIO.** Serial Wire Debug Input and Output programming and debug port connection.

### Notes

6. GPIOs with opamp outputs are not recommended for use with CapSense.

7.  $V_{DD}$  and  $V_{DDA}$  must be brought up in synchronization with each other, that is, at the same rates and levels.  $V_{DDA}$  must be greater than or equal to all other supplies.

**SWV.** Single Wire Viewer output.

**USBIO, D+.** Provides D+ connection directly to a USB 2.0 bus. May be used as a digital I/O pin; it is powered from  $V_{DD}$  instead of from a  $V_{DDIO}$ . Pins are Do Not Use (DNU) on devices without USB.

**USBIO, D-.** Provides D- connection directly to a USB 2.0 bus. May be used as a digital I/O pin; it is powered from  $V_{DD}$  instead of from a  $V_{DDIO}$ . Pins are DNU on devices without USB.

**VCCA.** Output of analog core regulator and input to analog core. Requires a 1  $\mu$ F capacitor to  $V_{SSA}$  (10  $\mu$ F is required for sleep mode. See Table 11-3). Regulator output not for external use.

**VCCD.** Output of digital core regulator and input to digital core. The two  $V_{CCD}$  pins must be shorted together, with the trace between them as short as possible, and a 1  $\mu$ F capacitor to  $V_{SSD}$  (10  $\mu$ F is required for sleep mode. See Table 11-3); see Power System on page 22. Regulator output not for external use.

**VDDA.** Supply for all analog peripherals and analog core regulator.  **$V_{DDA}$  must be the highest voltage present on the device. All other supply pins must be less than or equal to  $V_{DDA}$ .**<sup>[7]</sup>

**VDDD.** Supply for all digital peripherals and digital core regulator.  $V_{DDD}$  must be less than or equal to  $V_{DDA}$ .<sup>[7]</sup>

**VSSA.** Ground for all analog peripherals.

**VSSD.** Ground for all digital logic and I/O pins.

**VDDIO0, VDDIO1, VDDIO2, VDDIO3.** Supply for I/O pins. Each  $V_{DDIO}$  must be tied to a valid operating voltage (2.7 V to 5.5 V), and must be less than or equal to  $V_{DDA}$ .

**XRES.** External reset pin. Active low with internal pull-up.

**RSVD.** Reserved pins.

## 5. Memory

### 5.1 Static RAM

CY8C53 static RAM (SRAM) is used for temporary data storage. Code can be executed at full speed from the portion of SRAM that is located in the code space. This process is slower from SRAM above 0x20000000. The device provides up to 64 KB of SRAM. The CPU or the DMA controller can access all of SRAM. The SRAM can be accessed simultaneously by the Cortex-M3 CPU and the DMA controller if accessing different 32-KB blocks.

### 5.2 Flash Program Memory

Flash memory in PSoC devices provides nonvolatile storage for user firmware, user configuration data and bulk data storage. The main flash memory area contains up to 256 KB of user program space.

Up to an additional 32 KB of flash space is available for storing device configuration data and bulk user data. User code may not be run out of this flash memory section. The flash output is 9 bytes wide with 8 bytes of data and 1 additional byte.

The flash programming interface performs flash erasing, programming and setting code protection levels. Flash In System Serial Programming (ISSP), typically used for production programming, is possible through the SWD interface. In-system programming, typically used for bootloaders, is also possible using serial interfaces such as I<sup>2</sup>C, USB, UART, and SPI, or any communications protocol.

### 5.3 Flash Security

All PSoC devices include a flexible flash protection model that prevents access and visibility to on-chip flash memory. This prevents duplication or reverse engineering of proprietary code. Flash memory is organized in blocks, where each block contains 256 bytes of program or data and 32 bytes of configuration or general-purpose data.

The device offers the ability to assign one of four protection levels to each row of flash. [Table 5-1](#) lists the protection modes available. Flash protection levels can only be changed by performing a complete flash erase. The Full Protection and Field Upgrade settings disable external access (through a debugging tool such as PSoC Creator, for example). If your application requires code update through a boot loader, then use the Field Upgrade setting. Use the Unprotected setting only when no security is needed in your application. The PSoC device also offers an advanced security feature called Device Security which permanently disables all test, programming, and debug ports, protecting your application from external access (see the [“Device Security”](#) section on page 55). For more information on how to take full advantage of the security features in PSoC, see the PSoC 5 TRM.

**Table 5-1. Flash Protection**

Protection Setting	Allowed	Not Allowed
Unprotected	External read and write + internal read and write	–
Factory Upgrade	External write + internal read and write	External read
Field Upgrade	Internal read and write	External read and write
Full Protection	Internal read	External read and write + internal write

#### Disclaimer

Note the following details of the flash code protection features on Cypress devices.

Cypress products meet the specifications contained in their particular Cypress data sheets. Cypress believes that its family of products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.

### 5.4 EEPROM

PSoC EEPROM memory is a byte addressable nonvolatile memory. The CY8C53 has 2 KB of EEPROM memory to store user data. Reads from EEPROM are random access at the byte level. Reads are done directly; writes are done by sending write commands to an EEPROM programming interface. CPU code execution can continue from flash during EEPROM writes. EEPROM is erasable and writeable at the row level. The EEPROM is divided into two sections, each containing 64 rows of 16 bytes each.

The CPU cannot execute out of EEPROM.

### 6.1.3 Clock Distribution

All seven clock sources are inputs to the central clock distribution system. The distribution system is designed to create multiple high precision clocks. These clocks are customized for the design's requirements and eliminate the common problems found with limited resolution prescalers attached to peripherals. The clock distribution system generates several types of clock trees.

- The system clock is used to select and supply the fastest clock in the system for general system clock requirements and clock synchronization of the PSoC device.
- Bus clock 16-bit divider uses the system clock to generate the system's bus clock used for data transfers and the CPU. The CPU clock is directly derived from the bus clock.
- Eight fully programmable 16-bit clock dividers generate digital system clocks for general use in the digital system, as configured by the design's requirements. Digital system clocks can generate custom clocks derived from any of the seven clock sources for any purpose. Examples include baud rate generators, accurate PWM periods, and timer clocks, and many others. If more than eight digital clock dividers are required, the UDBs and fixed function timer/counter/PWMs can also generate clocks.
- Four 16-bit clock dividers generate clocks for the analog system components that require clocking, such as the ADC. The analog clock dividers include skew control to ensure that critical analog events do not occur simultaneously with digital switching events. This is done to reduce analog system noise.

Each clock divider consists of an 8-input multiplexer, a 16-bit clock divider (divide by 2 and higher) that generates ~50% duty cycle clocks, system clock resynchronization logic, and deglitch logic. The outputs from each digital clock tree can be routed into the digital system interconnect and then brought back into the clock system as an input, allowing clock chaining of up to 32 bits.

### 6.1.4 USB Clock Domain

The USB clock domain is unique in that it operates largely asynchronously from the main clock network. The USB logic contains a synchronous bus interface to the chip, while running on an asynchronous clock to process USB data. The USB logic requires a 48 MHz frequency. This frequency can be generated from different sources, including DSI clock at 48 MHz or doubled value of 24 MHz from the MHzECO or DSI signal.

### 6.2.1 Power Modes

PSoC 5 devices have four different power modes, as shown in [Table 6-2](#) and [Table 6-3](#). The power modes allow a design to easily provide required functionality and processing power while simultaneously minimizing power consumption and maximizing battery life in low power and portable devices.

PSoC 5 power modes, in order of decreasing power consumption are:

- Active
- Alternate Active
- Sleep
- Hibernate

Active is the main processing mode. Its functionality is configurable. Each power controllable subsystem is enabled or disabled by using separate power configuration template registers. In alternate active mode, fewer subsystems are enabled, reducing power. In sleep mode most resources are disabled regardless of the template settings. Sleep mode is optimized to provide timed sleep intervals. The lowest power mode is hibernate, which retains register and SRAM state, but no clocks, and allows wakeup only from reset [Figure 6-5](#) illustrates the allowable transitions between power modes. Sleep and hibernate modes should not be entered until all  $V_{DDIO}$  supplies are at valid voltage levels and interrupts are enabled.

**Table 6-2. Power Modes**

Power Modes	Description	Entry Condition	Wakeup Source	Active Clocks	Regulator
Active	Primary mode of operation, all peripherals available (programmable)	Wakeup, reset, manual register entry	Any interrupt	Any (programmable)	All regulators available.
Alternate Active	Similar to Active mode, and is typically configured to have fewer peripherals active to reduce power. One possible configuration is to use the UDBs for processing, with the CPU turned off	Manual register entry	Any interrupt	Any (programmable)	All regulators available.
Sleep	All subsystems automatically disabled	Manual register entry	CTW <sup>[10]</sup>	ILO	All regulators available.
Hibernate	All subsystems automatically disabled Lowest power consuming mode with all peripherals and internal regulators disabled, except hibernate regulator is enabled Configuration and memory contents retained	Manual register entry			Only hibernate regulator active.

**Table 6-3. Power Modes Wakeup Time and Power Consumption**

Sleep Modes	Wakeup Time	Current (Typ)	Code Execution	Digital Resources	Analog Resources	Clock Sources Available	Wakeup Sources	Reset Sources
Active	–	6 mA <sup>[9]</sup>	Yes	All	All	All	–	All
Alternate Active	–	–	User defined	All	All	All	–	All
Sleep	125 $\mu$ s typ	2 $\mu$ A <sup>[10]</sup>	No	None	None	ILO	CTW	XRES
Hibernate	–	300 nA	No	None	None	None	–	XRES

#### Notes

9. Bus clock off. Execute from CPU instruction buffer at 6 MHz. See [Table 11-2 on page 58](#).

10. During sleep mode, the CTW generates periodic interrupts to wake up the device. This affects the average current, which is a composite of the sleep mode current and active mode current, and the time spent in each mode. With the maximum wakeup interval of 128 ms, and at wakeup the CPU executes only the standard PSoC Creator sleep API (for a duty cycle of 0.2%), the average current draw is typically 35  $\mu$ A.



The term **system reset** indicates that the processor as well as analog and digital peripherals and registers are reset.

A reset status register shows some of the resets or power voltage monitoring interrupts. The program may examine this register to detect and report certain exception conditions. This register is cleared after a power-on reset. For details see the Technical Reference Manual.

### 6.3.1 Power Voltage Level Monitors

#### ■ IPOR - Initial Power on Reset

At initial power on, IPOR monitors the power voltages  $V_{DD}$  and  $V_{DDA}$ , both directly at the pins and at the outputs of the corresponding internal regulators. The trip level is not precise. It is set to approximately 1 volt, which is below the lowest specified operating voltage but high enough for the internal circuits to be reset and to hold their reset state. The monitor generates a reset pulse that is at least 100 ns wide. It may be much wider if one or more of the voltages ramps up slowly.

To save power the IPOR circuit is disabled when the internal digital supply is stable. When the voltage is high enough, the IMO starts.

#### ■ ALVI, DLVI, AHVI - Analog/Digital Low Voltage Interrupt, Analog High Voltage Interrupt

Interrupt circuits are available to detect when  $V_{DDA}$  and  $V_{DDD}$  go outside a voltage range. For AHVI,  $V_{DDA}$  is compared to a fixed trip level. For ALVI and DLVI,  $V_{DDA}$  and  $V_{DDD}$  are compared to trip levels that are programmable, as listed in Table 6-4.

**Table 6-4. Analog/Digital Low Voltage Interrupt, Analog High Voltage Interrupt**

Interrupt	Supply	Normal Voltage Range	Available Trip Settings
DLVI	$V_{DDD}$	2.7 V-5.5 V	2.45 V-5.45 V in 250 mV increments. The 2.45 V setting is used for LVD.
ALVI	$V_{DDA}$	2.7 V-5.5 V	2.45 V-5.45 V in 250 mV increments. The 2.45 V setting is used for LVD
AHVI	$V_{DDA}$	2.7 V-5.5 V	5.75 V

The monitors are disabled until after IPOR. The monitors are not available in low-power modes. To monitor voltages in sleep mode, wake up periodically using the CTW. After wakeup, the 2.45 V LVI interrupt may trigger. Voltage monitoring is not available in hibernate mode.

### 6.3.2 Other Reset Sources

#### ■ XRES - External Reset

CY8C53 has a dedicated XRES pin which, holds the part in reset while held active (low). The response to an XRES is the same as to an IPOR reset.

The external reset is active low. It includes an internal pull-up resistor. XRES is active during sleep and hibernate modes.

#### ■ SRES - Software Reset

A reset can be commanded under program control by setting a bit in the software reset register. This is done either directly by the program or indirectly by DMA access. The response to a SRES is the same as after an IPOR reset.

Another register bit exists to disable this function.

#### ■ WRES - Watchdog Timer Reset

The watchdog reset detects when the software program is no longer being executed correctly. To indicate to the watchdog timer that it is running correctly, the program must periodically reset the timer. If the timer is not reset before a user-specified amount of time, then a reset is generated.

**Note** IPOR disables the watchdog function. The program must enable the watchdog function at an appropriate point in the code by setting a register bit. When this bit is set, it cannot be cleared again except by an IPOR power on reset event. The watchdog timer can be used only when the part remains in active mode.

## 6.4 I/O System and Routing

PSoC I/Os are extremely flexible. Every GPIO has analog and digital I/O capability. All I/Os have a large number of drive modes, which are set at POR. PSoC also provides up to four individual I/O voltage domains through the  $V_{DDIO}$  pins.


There are two types of I/O pins on every device; those with USB provide a third type. Both General Purpose I/O (GPIO) and Special I/O (SIO) provide similar digital functionality. The primary differences are their analog capability and drive strength. Devices that include USB also provide two USBIO pins that support specific USB functionality as well as limited GPIO capability.

All I/O pins are available for use as digital inputs and outputs for both the CPU and digital peripherals. In addition, all I/O pins can generate an interrupt. The flexible and advanced capabilities of the PSoC I/O, combined with any signal to any pin routability, greatly simplify circuit design and board layout. All GPIO pins can be used for analog input, CapSense<sup>[6]</sup>, and LCD segment drive, while SIO pins are used for voltages in excess of  $V_{DDA}$  and for programmable output voltages.

#### ■ Features supported by both GPIO and SIO:

- Separate I/O supplies and voltages for up to four groups of I/O
- Digital peripherals use DSI to connect the pins
- Input or output or both for CPU and DMA
- Eight drive modes
- Every pin can be an interrupt source configured as rising edge, falling edge or both edges. If required, level sensitive interrupts are supported through the DSI
- Dedicated port interrupt vector for each port
- Slew rate controlled digital output drive mode
- Access port control and configuration registers on either port basis or pin basis
- Separate port read (PS) and write (DR) data registers to avoid

### Figure 7-4. Code Editor


[illegible]



### 7.2.2 Datapath Module

The datapath contains an 8-bit single cycle ALU, with associated compare and condition generation logic. This datapath block is optimized to implement embedded functions, such as timers, counters, integrators, PWMs, PRS, CRC, shifters and dead band generators and many others.

**Figure 7-8. Datapath Top Level**



#### 7.2.2.6 Working Registers

The datapath contains six primary working registers, which are accessed by CPU firmware or DMA during normal operation.

**Table 7-1. Working Datapath Registers**

Name	Function	Description
A0 and A1	Accumulators	These are sources and sinks for the ALU and also sources for the compares.
D0 and D1	Data Registers	These are sources for the ALU and sources for the compares.
F0 and F1	FIFOs	These are the primary interface to the system bus. They can be a data source for the data registers and accumulators or they can capture data from the accumulators or ALU. Each FIFO is four bytes deep.

#### 7.2.2.7 Dynamic Datapath Configuration RAM

Dynamic configuration is the ability to change the datapath function and internal configuration on a cycle-by-cycle basis, under sequencer control. This is implemented using the 8-word x 16-bit configuration RAM, which stores eight unique 16-bit wide configurations. The address input to this RAM controls the sequence, and can be routed from any block connected to the UDB routing matrix, most typically PLD logic, I/O pins, or from the outputs of this or other datapath blocks.

#### ALU

The ALU performs eight general purpose functions. They are:

- Increment
- Decrement
- Add
- Subtract
- Logical AND
- Logical OR
- Logical XOR
- Pass, used to pass a value through the ALU to the shift register, mask, or another UDB register

## 8.1 Analog Routing

The PSoC 5 family of devices has a flexible analog routing architecture that provides the capability to connect GPIOs and different analog blocks, and also route signals between different analog blocks. One of the strong points of this flexible routing architecture is that it allows dynamic routing of input and output connections to the different analog blocks. All analog routing switches are open when the device is in sleep or hibernate mode.

For information on how to make pin selections for optimal analog routing, refer to the application note, [AN58304 - PSoC<sup>®</sup> 3 and PSoC<sup>®</sup> 5 - Pin Selection for Analog Designs](#).

### 8.1.1 Features

- Flexible, configurable analog routing architecture
- 16 Analog globals (AG) and two analog mux buses (AMUXBUS) to connect GPIOs and the analog blocks
- Each GPIO is connected to one analog global and one analog mux bus
- 8 Analog local buses (abus) to route signals between the different analog blocks
- Multiplexers and switches for input and output selection of the analog blocks

### 8.1.2 Functional Description

Analog globals (AGs) and analog mux buses (AMUXBUS) provide analog connectivity between GPIOs and the various analog blocks. There are 16 AGs in the PSoC 5 family. The analog routing architecture is divided into four quadrants as shown in [Figure 8-2](#). Each quadrant has four analog globals (AGL[0..3], AGL[4..7], AGR[0..3], AGR[4..7]). Each GPIO is connected to the corresponding AG through an analog switch. The analog mux bus is a shared routing resource that connects to every GPIO through an analog switch. There are two AMUXBUS routes in PSoC 5, one in the left half (AMUXBUSL) and one in the right half (AMUXBUSR), as shown in [Figure 8-2](#).


## 8.5.3 PGA

The PGA amplifies an external or internal signal. The PGA can be configured to operate in inverting mode or noninverting mode. The PGA function may be configured for both positive and negative gains as high as 50 and 49 respectively. The gain is adjusted by changing the values of R1 and R2 as illustrated in Figure 8-7. The schematic in Figure 8-7 shows the configuration and possible resistor settings for the PGA. The gain is switched from inverting and non inverting by changing the shared select value of the both the input muxes. The bandwidth for each gain case is listed in Table 8-2.

**Table 8-2. Bandwidth**

Gain	Bandwidth
1	6.0 MHz
24	340 kHz
48	220 kHz
50	215 kHz

**Figure 8-7. PGA Resistor Settings**



The PGA is used in applications where the input signal may not be large enough to achieve the desired resolution in the ADC, or dynamic range of another SC/CT block such as a mixer. The gain is adjustable at runtime, including changing the gain of the PGA prior to each ADC sample.


## 8.5.4 TIA

The Transimpedance Amplifier (TIA) converts an internal or external current to an output voltage. The TIA uses an internal feedback resistor in a continuous time configuration to convert input current to output voltage. For an input current  $I_{in}$ , the output voltage is  $V_{REF} - I_{in} \times R_{fb}$ , where  $V_{REF}$  is the value placed on the non inverting input. The feedback resistor  $R_{fb}$  is programmable between 20 K $\Omega$  and 1 M $\Omega$  through a configuration register. Table 8-3 shows the possible values of  $R_{fb}$  and associated configuration settings.

**Table 8-3. Feedback Resistor Settings**

Configuration Word	Nominal $R_{fb}$ (K $\Omega$ )
000b	20
001b	30
010b	40
011b	60
100b	120
101b	250
110b	500
111b	1000

**Figure 8-8. Continuous Time TIA Schematic**



The TIA configuration is used for applications where an external sensor's output is current as a function of some type of stimulus such as temperature, light, magnetic flux etc. In a common application, the voltage DAC output can be connected to the  $V_{REF}$  TIA input to allow calibration of the external sensor bias current by adjusting the voltage DAC output voltage.

## 8.6 LCD Direct Drive

The PSoC Liquid Crystal Display (LCD) driver system is a highly configurable peripheral designed to allow PSoC to directly drive a broad range of LCD glass. All voltages are generated on chip, eliminating the need for external components. With a high multiplex ratio of up to 1/16, the CY8C53 family LCD driver system can drive a maximum of 736 segments. The PSoC LCD driver module was also designed with the conservative power budget of portable devices in mind, enabling different LCD drive modes and power down modes to conserve power.


PSoC Creator provides an LCD segment drive component. The component wizard provides easy and flexible configuration of LCD resources. You can specify pins for segments and commons along with other options. The software configures the device to meet the required specifications. This is possible because of the programmability inherent to PSoC devices.

Key features of the PSoC LCD segment system are:

- LCD panel direct driving
- Type A (standard) and Type B (low power) waveform support
- Wide operating voltage range support (2 V to 5 V) for LCD panels

- Static, 1/2, 1/3, 1/4, 1/5 bias voltage levels
- Internal bias voltage generation through internal resistor ladder
- Up to 62 total common and segment outputs
- Up to 1/16 multiplex for a maximum of 16 backplane/common outputs
- Up to 62 front plane/segment outputs for direct drive
- Drives up to 736 total segments (16 backplane x 46 front plane)
- Up to 64 levels of software controlled contrast
- Ability to move display data from memory buffer to LCD driver through DMA (without CPU intervention)
- Adjustable LCD refresh rate from 10 Hz to 150 Hz
- Ability to invert LCD display for negative image
- Three LCD driver drive modes, allowing power optimization
- LCD driver configurable to be active when PSoC is in limited active mode

**Figure 8-9. LCD System**



### 8.6.1 LCD Segment Pin Driver

Each GPIO pin contains an LCD driver circuit. The LCD driver buffers the appropriate output of the LCD DAC to directly drive the glass of the LCD. A register setting determines whether the pin is a common or segment. The pin's LCD driver then selects one of the six bias voltages to drive the I/O pin, as appropriate for the display data.

### 8.6.2 Display Data Flow

The LCD segment driver system reads display data and generates the proper output voltages to the LCD glass to produce the desired image. Display data resides in a memory buffer in the system SRAM. Each time you need to change the common and segment driver voltages, the next set of pixel data moves from the memory buffer into the Port Data Registers via DMA.

### 8.6.3 UDB and LCD Segment Control

A UDB is configured to generate the global LCD control signals and clocking. This set of signals is routed to each LCD pin driver through a set of dedicated LCD global routing channels. In addition to generating the global LCD control signals, the UDB also produces a DMA request to initiate the transfer of the next frame of LCD data.

### 8.6.4 LCD DAC

The LCD DAC generates the contrast control and bias voltage for the LCD system. The LCD DAC produces up to five LCD drive voltages plus ground, based on the selected bias ratio. The bias voltages are driven out to GPIO pins on a dedicated LCD bias bus, as required.

## 8.7 CapSense

The CapSense system provides a versatile and efficient means for measuring capacitance in applications such as touch sense buttons, sliders, proximity detection, etc. The CapSense system uses a configuration of system resources, including a few hardware functions primarily targeted for CapSense. Specific resource usage is detailed in the CapSense component in PSoC Creator.

A capacitive sensing method using a Delta-Sigma Modulator (CSD) is used. It provides capacitance sensing using a switched capacitor technique with a delta-sigma modulator to convert the sensing current to a digital code.

## 8.8 Temp Sensor

Die temperature is used to establish programming parameters for writing flash. Die temperature is measured using a dedicated sensor based on a forward biased transistor. The temperature sensor has its own auxiliary ADC.

## 8.9 DAC


The CY8C53 parts contain two Digital to Analog Convertors (DACs). Each DAC is 8-bit and can be configured for either voltage or current output. The DACs support CapSense, power supply regulation, and waveform generation. Each DAC has the following features.

- Adjustable voltage or current output in 255 steps
- Programmable step size (range selection)
- Eight bits of calibration to correct  $\pm 25\%$  of gain error
- Source and sink option for current output
- 5.5 Msps conversion rate for current output
- 1 Msps conversion rate for voltage output
- Monotonic in nature
- Data and strobe inputs can be provided by the CPU or DMA, or routed directly from the DSI
- Dedicated low-resistance output pin for high-current mode

Note that a write of a new value to the DAC may result in an indeterminate value on the DAC output. To output the desired value, write or strobe the DAC twice with the same value. Since the first write may result in an indeterminate output, the time between the two writes should be minimized. This applies to writes by CPU, DMA, and strobe.

**Table 11-2. DC Specifications (continued)**

Parameter	Description	Conditions			Min	Typ	Max	Units
	Sleep Mode <sup>[18]</sup>	CPU = OFF SleepTimer=ON POR = ON	4.5 V to 5.5 V	–40 °C	–	1.4	–	μA
				25 °C	–	1.2	–	
				85 °C	–	11	–	
			2.7 V to 3.6 V	–40 °C	–	1.2	–	
				25 °C	–	2	–	
				85 °C	–	10	–	
	Hibernate Mode	All oscillators and regulators off, except hibernate regulator. SRAM retention	4.5 V to 5.5 V	–40 °C	–	0.3	–	μA
				25 °C	–	0.6	–	
				85 °C	–	10	–	
			2.7 V to 3.6 V	–40 °C	–	0.2	–	
				25 °C	–	0.3	–	
				85 °C	–	8	–	
I <sub>DDAR</sub>	Analog current consumption while device is reset <sup>[20]</sup>	V <sub>DDA</sub> ≤ 3.6 V			–	0.3	–	mA
		V <sub>DDA</sub> > 3.6 V			–	1.4	–	mA
I <sub>DDDR</sub>	Digital current consumption while device is reset <sup>[20]</sup>	V <sub>DDD</sub> ≤ 3.6 V			–	1.1	–	mA
		V <sub>DDD</sub> > 3.6 V			–	0.7	–	mA

**Figure 11-1. Active Mode Device I<sub>DD</sub>, mA/MHz**

**Notes**

18. Sleep timer generates periodic interrupts to wake up the CPU. This specification applies only to those times that the CPU is off.



19. Based on device characterization (Not production tested).

20. Based on device characterization (not production tested). USBIO pins tied to ground (VSSD).



**Table 11-6. GPIO DC Specifications (continued)**

Parameter	Description	Conditions	Min	Typ	Max	Units
$C_{IN}$	Input capacitance <sup>[22]</sup>	GPIOs not shared with opamp outputs or kHzECO or SAR ADC external reference input	–	4	7	pF
		GPIOs shared with kHzECO <sup>[23]</sup>	–	5	7	pF
		GPIOs shared with opamp outputs	–	–	18	pF
		GPIO shared with SAR ADC external reference input	–	–	30	pF
$V_H$	Input voltage hysteresis (Schmitt-Trigger) <sup>[22]</sup>		–	150	–	mV
$I_{diode}$	Current through protection diode to $V_{DDIO}$ and $V_{SSIO}$		–	–	100	μA
$R_{global}$	Resistance pin to analog global bus	25 °C, $V_{DDIO} = 3.0$ V	–	320	–	Ω
$R_{mux}$	Resistance pin to analog mux bus	25 °C, $V_{DDIO} = 3.0$ V	–	220	–	Ω

**Figure 11-5. GPIO Output High Voltage and Current**

**Figure 11-6. GPIO Output Low Voltage and Current**

**Table 11-7. GPIO AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
$T_{riseF}$	Rise time in Fast Strong Mode <sup>[25]</sup>	3.3 V $V_{DDIO}$ Load = 25 pF	–	–	12	ns
$T_{fallF}$	Fall time in Fast Strong Mode <sup>[25]</sup>	3.3 V $V_{DDIO}$ Load = 25 pF	–	–	12	ns
$T_{riseS}$	Rise time in Slow Strong Mode <sup>[25]</sup>	3.3 V $V_{DDIO}$ Load = 25 pF	–	–	60	ns
$T_{fallS}$	Fall time in Slow Strong Mode <sup>[25]</sup>	3.3 V $V_{DDIO}$ Load = 25 pF	–	–	60	ns
$F_{gpioout}$	GPIO output operating frequency					
	Fast strong drive mode	90/10% $V_{DDIO}$ into 25 pF	–	–	33	MHz
	3.3 V $\leq V_{DDIO} \leq 5.5$ V, slow strong drive mode	90/10% $V_{DDIO}$ into 25 pF	–	–	7	MHz
	2.7 V $\leq V_{DDIO} < 3.3$ V, slow strong drive mode	90/10% $V_{DDIO}$ into 25 pF	–	–	3.5	MHz
$F_{gpioin}$	GPIO input operating frequency					
	2.7 V $\leq V_{DDIO} \leq 5.5$ V	90/10% $V_{DDIO}$	–	–	66	MHz

**Note**

25. Based on device characterization (Not production tested).

**Table 11-12. USB Driver AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
Tr	Transition rise time		–	–	20	ns
Tf	Transition fall time		–	–	20	ns
TR	Rise/fall time matching	V <sub>USB_5</sub> , V <sub>USB_3.3</sub> , see <a href="#">USB DC Specifications</a> on page 87	80%	–	135%	
Vcrs	Output signal crossover voltage		1.1	–	2.3	V

#### 11.4.4 XRES

**Table 11-13. XRES DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
V <sub>IH</sub>	Input voltage high threshold		$0.7 \times V_{DDIO}$	–	–	V
V <sub>IL</sub>	Input voltage low threshold		–	–	$0.3 \times V_{DDIO}$	V
Rpullup	Pull-up resistor		3.5	5.6	8.5	kΩ
C <sub>IN</sub>	Input capacitance <sup>[31]</sup>		–	3	–	pF
V <sub>H</sub>	Input voltage hysteresis (Schmitt-Trigger) <sup>[31]</sup>		–	100	–	mV
I <sub>diode</sub>	Current through protection diode to V <sub>DDIO</sub> and V <sub>SSIO</sub>		–	–	100	μA

**Table 11-14. XRES AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
T <sub>RESET</sub>	Reset pulse width		1	–	–	μs

### 11.5 Analog Peripherals

Specifications are valid for  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$  and  $T_J \leq 100\text{ }^{\circ}\text{C}$ , except where noted. Specifications are valid for 2.7 V to 5.5 V, except where noted.

#### 11.5.1 Opamp

**Table 11-15. Opamp DC Specifications**




Parameter	Description	Conditions	Min	Typ	Max	Units
V <sub>I</sub>	Input voltage range		V <sub>SSA</sub>	–	V <sub>DDA</sub>	V
V <sub>OS</sub>	Input offset voltage	Operating temperature > 70 °C	–	–	3	mV
		Operating temperature –40 °C to 70 °C	–	–	2	mV
TCV <sub>OS</sub>	Input offset voltage drift with temperature		–	–	±30	μV / °C
Ge1	Gain error, unity gain buffer mode	Rload = 1 kΩ	–	–	±0.1	%
C <sub>IN</sub>	Input capacitance	Routing from pin	–	–	18	pF
V <sub>O</sub>	Output voltage range	1 mA, source or sink	V <sub>SSA</sub> + 0.05	–	V <sub>DDA</sub> – 0.05	V
I <sub>OUT</sub>	Output current, source or sink	V <sub>SSA</sub> + 500 mV ≤ V <sub>out</sub> ≤ V <sub>DDA</sub> – 500 mV	10	–	–	mA
I <sub>DD</sub>	Quiescent current	V <sub>SSA</sub> + 50 mV < V <sub>IN</sub> < V <sub>DDA</sub> – 50 mV	–	1	2.5	mA
CMRR	Common mode rejection ratio		80	–	–	dB
PSRR	Power supply rejection ratio		75	–	–	dB

**Note**

31. Based on device characterization (Not production tested).

**Table 11-16. Opamp AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
GBW	Gain-bandwidth product	200 pF load	3	–	–	MHz
SR	Slew rate, 20% - 80%	200 pF load	3	–	–	V/μs
$e_n$	Input noise density	V <sub>dda</sub> = 5 V, at 100 kHz	–	45	–	nV/sqrtHz

**Figure 11-21. Opamp Step Response, Rising**

**Figure 11-23. Opamp Step Response, Falling**

**Figure 11-22. Opamp Noise vs Frequency, V<sub>DDA</sub> = 5V**


### 11.5.2 Voltage Reference

**Table 11-17. Voltage Reference Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
V <sub>REF</sub>	Precision reference voltage	Initial trimming	1.017 (–0.7%)	1.024	1.033 (+0.9%)	V
	Temperature drift <sup>[32]</sup>		–	–	57	ppm/°C
	Long term drift		–	100	–	ppm/Khr
	Thermal cycling drift (stability) <sup>[32]</sup>		–	100	–	ppm

**Note**

32. Based on device characterization (Not production tested).

**Table 11-23. IDAC DC Specifications (continued)**

Parameter	Description	Conditions	Min	Typ	Max	Units
I <sub>DD</sub>	Operating current, code = 0	Slow mode, source mode, range = 31.875 $\mu$ A	–	44	100	$\mu$ A
		Slow mode, source mode, range = 255 $\mu$ A,	–	33	100	$\mu$ A
		Slow mode, source mode, range = 2.04 mA	–	33	100	$\mu$ A
		Slow mode, sink mode, range = 31.875 $\mu$ A	–	36	100	$\mu$ A
		Slow mode, sink mode, range = 255 $\mu$ A	–	33	100	$\mu$ A
		Slow mode, sink mode, range = 2.04 mA	–	33	100	$\mu$ A
		Fast mode, source mode, range = 31.875 $\mu$ A	–	310	500	$\mu$ A
		Fast mode, source mode, range = 255 $\mu$ A	–	305	500	$\mu$ A
		Fast mode, source mode, range = 2.04 mA	–	305	500	$\mu$ A
		Fast mode, sink mode, range = 31.875 $\mu$ A	–	310	500	$\mu$ A
		Fast mode, sink mode, range = 255 $\mu$ A	–	300	500	$\mu$ A
		Fast mode, sink mode, range = 2.04 mA	–	300	500	$\mu$ A

### 11.5.8 Mixer

The mixer is created using a SC/CT analog block; see the Mixer component data sheet in PSoC Creator for full electrical specifications and APIs.

**Table 11-27. Mixer DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
V <sub>OS</sub>	Input offset voltage		–	–	26	mV
	Quiescent current		–	0.9	2	mA
G	Gain		–	0	–	dB

**Table 11-28. Mixer AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
f <sub>LO</sub>	Local oscillator frequency	Down mixer mode	–	–	4	MHz
f <sub>in</sub>	Input signal frequency	Down mixer mode	–	–	14	MHz
f <sub>LO</sub>	Local oscillator frequency	Up mixer mode	–	–	1	MHz
f <sub>in</sub>	Input signal frequency	Up mixer mode	–	–	1	MHz
SR	Slew rate		3	–	–	V/μs

### 11.5.9 Transimpedance Amplifier

The TIA is created using a SC/CT analog block; see the TIA component data sheet in PSoC Creator for full electrical specifications and APIs.

**Table 11-29. Transimpedance Amplifier (TIA) DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
V <sub>IOFF</sub>	Input offset voltage		–	–	20	mV
R <sub>conv</sub>	Conversion resistance <sup>[35]</sup>	R = 20K; 40 pF load	–25	–	+35	%
		R = 30K; 40 pF load	–25	–	+35	%
		R = 40K; 40 pF load	–25	–	+35	%
		R = 80K; 40 pF load	–25	–	+35	%
		R = 120K; 40 pF load	–25	–	+35	%
		R = 250K; 40 pF load	–25	–	+35	%
		R = 500K; 40 pF load	–25	–	+35	%
		R = 1M; 40 pF load	–25	–	+35	%
	Quiescent current		–	1.1	2	mA

**Table 11-30. Transimpedance Amplifier (TIA) AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
BW	Input bandwidth (–3 dB)	R = 20K; 40 pF load	1000	–	–	kHz
		R = 120K; 40 pF load	230	–	–	kHz
		R = 1M; 40 pF load	23	–	–	kHz

**Note**

35. Conversion resistance values are not calibrated. Calibrated values and details about calibration are provided in PSoC Creator component data sheets. External precision resistors can also be used.



#### 11.5.10 Programmable Gain Amplifier

The PGA is created using a SC/CT analog block; see the PGA component data sheet in PSoC Creator for full electrical specifications and APIs.

Unless otherwise specified, operating conditions are:



- Operating temperature = 25 °C for typical values
- Unless otherwise specified, all charts and graphs show typical values

**Table 11-31. PGA DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
V <sub>in</sub>	Input voltage range	Power mode = minimum	V <sub>ssa</sub>	–	V <sub>dda</sub>	V
V <sub>os</sub>	Input offset voltage	Power mode = high, gain = 1	–	–	20	mV
TCV <sub>os</sub>	Input offset voltage drift with temperature	Power mode = high, gain = 1	–	–	±30	µV/°C
Ge1	Gain error, gain = 1		–	–	±2	%
Ge16	Gain error, gain = 16		–	–	±8	%
Ge50	Gain error, gain = 50		–	–	±10	%
V <sub>onl</sub>	DC output nonlinearity	Gain = 1	–	–	±0.1	% of FSR
C <sub>in</sub>	Input capacitance		–	–	7	pF
V <sub>oh</sub>	Output voltage swing	Power mode = high, gain = 1, R <sub>load</sub> = 100 kΩ to V <sub>DDA</sub> / 2	V <sub>DDA</sub> – 0.15	–	–	V
V <sub>ol</sub>	Output voltage swing	Power mode = high, gain = 1, R <sub>load</sub> = 100 kΩ to V <sub>DDA</sub> / 2	–	–	V <sub>SSA</sub> + 0.15	V
V <sub>src</sub>	Output voltage under load	I <sub>load</sub> = 250 µA, power mode = high	–	–	300	mV
I <sub>dd</sub>	Operating current	Power mode = high	–	1.5	1.65	mA
PSRR	Power supply rejection ratio		48	–	–	dB

**Table 11-32. PGA AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
BW1	–3 dB bandwidth	Power mode = high, gain = 1, noninverting mode, 300 mV ≤ V <sub>IN</sub> ≤ V <sub>DDA</sub> – 1.2 V, C <sub>I</sub> ≤ 25 pF	6	8	–	MHz
SR1	Slew rate	Power mode = high, gain = 1, 20% to 80%	3	–	–	V/µs
e <sub>n</sub>	Input noise density	Power mode = high, V <sub>dda</sub> = 5 V, at 100 kHz	–	43	–	nV/sqrtHz

**Figure 11-56. Bandwidth vs. Temperature, Gain = 1, Power Mode = High**

**Figure 11-57. Noise vs. Frequency,  $V_{DDA} = 5$  V, Power Mode = High**


#### 11.5.11 LCD Direct Drive

**Table 11-33. LCD Direct Drive DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
$I_{CC}$	LCD system operating current	Bus clock = 3 MHz, $V_{ddio} = V_{dda} = 3$ V, 4 commons, 16 segments, 1/4 duty cycle, 50 Hz frame rate, no glass connected	—	63	—	$\mu$ A
$I_{CC\_SEG}$	Current per segment driver		—	148	—	$\mu$ A
$V_{BIAS}$	LCD bias range ( $V_{BIAS}$ refers to the main output voltage( $V_0$ ) of LCD DAC)	$3\text{ V} \leq V_{BIAS} \leq V_{DDIO}$ for the drive pin	2.09	—	5.2	V
	LCD bias step size	$3\text{ V} \leq V_{BIAS} \leq V_{DDIO}$ for the drive pin	—	25.8	—	mV
	LCD capacitance per segment/common driver	Drivers may be combined	—	500	5000	pF
	Long term segment offset	$V_{BIAS} \leq V_{DDA} - 0.5\text{ V}$	—	—	20	mV
$I_{OUT}$	Output drive current per segment driver)	$V_{ddio} = 5.5\text{ V}$	90	—	165	$\mu$ A

**Table 11-34. LCD Direct Drive AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
$f_{LCD}$	LCD frame rate		10	50	150	Hz

### 11.6.3 Pulse Width Modulation

The following specifications apply to the Timer/Counter/PWM peripheral, in PWM mode. PWM components can also be implemented in UDBs; for more information, see the PWM component data sheet in PSoC Creator.

**Table 11-39. PWM DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	16-bit PWM block current consumption	Input clock frequency – 3 MHz	–	65	–	μA
		Input clock frequency – 12 MHz	–	170	–	μA
		Input clock frequency – 48 MHz	–	650	–	μA
		Input clock frequency – 67 MHz	–	900	–	μA

**Table 11-40. PWM AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	Operating frequency		DC	–	67.01	MHz
	Pulse width		13	–	–	ns
	Pulse width (external)		30	–	–	ns
	Kill pulse width		13	–	–	ns
	Kill pulse width (external)		30	–	–	ns
	Enable pulse width		13	–	–	ns
	Enable pulse width (external)		30	–	–	ns
	Reset pulse width		13	–	–	ns
	Reset pulse width (external)		30	–	–	ns

### 11.6.4 I<sup>2</sup>C

**Table 11-41. Fixed I<sup>2</sup>C DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	Block current consumption	Enabled, configured for 100 kbps	–	90	250	μA
		Enabled, configured for 400 kbps	–	100	250	μA

**Table 11-42. Fixed I<sup>2</sup>C AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	Bit rate		–	–	400	Kbps