



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Obsolete   |
|----------------------------|--|
| Core Processor             | 8051   |
| Core Size                  | 8-Bit  |
| Speed                      | 16MHz  |
| Connectivity               | CANbus, EBI/EMI, UART/USART  |
| Peripherals                | DMA, POR, PWM, WDT   |
| Number of I/O              | 48   |
| Program Memory Size        | -  |
| Program Memory Type        | ROMIess  |
| EEPROM Size                | -  |
| RAM Size                   | 512 x 8  |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V  |
| Data Converters            | A/D 8x10b  |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 80-BQFP  |
| Supplier Device Package    | 80-PQFP (14x20)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/nxp-semiconductors/p80ce598ffb-00-557 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### P8xCE598

| SYMBOL        |                                   |               |   |  |  |
|---------------|-----------------------------------|---------------|---|--|--|
| DEFAULT       | ALTERNATIVE                       | – PIN         | DESCRIPTION   |  |  |
| Port 3        |                                   |               |   |  |  |
| P3.0 to P3.7  |                                   | 41 to 48      | 8-bit quasi-bidirectional I/O port.                             |  |  |
|               | RXD                               | 41            | Serial Input Port.  |  |  |
|               | TXD                               | 42            | Serial Output Port.   |  |  |
|               | ĪNT0                              | 43            | External interrupt input 0.                                     |  |  |
|               | INT1                              | 44            | External interrupt input 1.                                     |  |  |
|               | Т0                                | 45            | Timer 0 external input.   |  |  |
|               | T1                                | 46            | Timer 1 external input.   |  |  |
|               | WR                                | 47            | External Data Memory Write strobe.                              |  |  |
|               | RD                                | 48            | External Data Memory Read strobe.                               |  |  |
| Port 2 (Sink/ | source: $1 \times TTL = 4 \times$ | LSTTL inputs) |   |  |  |
| P2.0 to P2.7  |                                   | 55 to 62      | 8-bit quasi-bidirectional I/O port.                             |  |  |
|               | A08 to A15                        |               | High-order address byte for external memory.                    |  |  |
| Port 0 (Sink/ | source: 8 × LSTTL inp             | outs)         |   |  |  |
| P0.7 to P0.0  |                                   | 68 to 75      | 8-bit open drain bidirectional I/O port.                        |  |  |
|               | AD7 to AD0                        |               | Multiplexed Low-order address and Data bus for external memory. |  |  |
| Port 5        |                                   |               |   |  |  |
| P5.7 to P5.0  |                                   | 5 to 12       | 8-bit input port.   |  |  |
|               | ADC7 to ADC0                      |               | 8 input channels to ADC.  |  |  |

#### Notes

1. To avoid a 'latch up' effect at power-on:  $V_{SS} - 0.5 V <$  'voltage on any pin at any time'  $< V_{DD} + 0.5 V$ .

2. If the CAN-controller is in the reset state (e.g. after a power-up reset; CAN Control Register bit CR.0; see Section 13.5.3 Table 32, the CAN transmitter outputs are floating and the pins P1.6 and P1.7 can be used as open-drain port pins. After a power-up reset the port data is HIGH, leaving the pins P1.6 and P1.7 floating.

| Table 30 C | CPU/CAN | Register map |
|------------|---------|--------------|
|------------|---------|--------------|

|               | BIT                                |                          |                               |                          |                        |                          |                        |
|---------------|------------------------------------|--------------------------|-------------------------------|--------------------------|------------------------|--------------------------|------------------------|
| 7             | 6                                  | 5                        | 4                             | 3                        | 2                      | 1                        | 0                      |
| Control Segr  | nent                               |                          |                               |                          |                        |                          |                        |
| ADDRESS 0: C  | ONTROL REGIST                      | ER                       |                               |                          |                        |                          |                        |
| ТМ            | S                                  | RA                       | OIE                           | EIE                      | TIE                    | RIE                      | RR                     |
| ADDRESS 1: C  | OMMAND REGIS                       | TER                      |                               |                          |                        |                          |                        |
| RX0A          | RX1A                               | WUM                      | SLP                           | COS                      | RRB                    | AT                       | TR                     |
| ADDRESS 2: S  | TATUS REGISTER                     | २                        |                               |                          |                        |                          |                        |
| BS            | ES                                 | TS                       | RS                            | TCS                      | TBS                    | DO                       | RBS                    |
| ADDRESS 3: IN | TERRUPT REGIS                      | STER                     |                               |                          |                        |                          |                        |
| Reserved      | Reserved                           | Reserved                 | WUI                           | OI                       | EI                     | TI                       | RI                     |
| ADDRESS 4: A  | CCEPTANCE COL                      | DE REGISTER              |                               |                          |                        |                          |                        |
| AC.7          | AC.6                               | AC.5                     | AC.4                          | AC.3                     | AC.2                   | AC.1                     | AC.0                   |
| ADDRESS 5: A  | CCEPTANCE MAS                      | SK REGISTER              |                               |                          |                        |                          |                        |
| AM.7          | AM.6                               | AM.5                     | AM.4                          | AM.3                     | AM.2                   | AM.1                     | AM.0                   |
| ADDRESS 6: B  | US TIMING REGI                     | ster 0                   |                               |                          |                        |                          |                        |
| SJW.1         | SJW.0                              | BRP.5                    | BRP.4                         | BRP.3                    | BRP.2                  | BRP.1                    | BRP.0                  |
| ADDRESS 7: B  | US TIMING REGI                     | STER 1                   |                               |                          |                        |                          |                        |
| SAM           | TSEG2.2                            | TSEG2.1                  | TESG2.0                       | TSEG1.3                  | TSEG1.2                | TSEG1.1                  | TSEG1.0                |
| ADDRESS 8: O  | ADDRESS 8: OUTPUT CONTROL REGISTER |                          |                               |                          |                        |                          |                        |
| OCTP1         | OCTN1                              | OCPOL1                   | OCTP0                         | OCTN0                    | OCPOL0                 | OCMODE1                  | OCMODE0                |
| ADDRESS 9: TE | ADDRESS 9: TEST REGISTER (note 1)  |                          |                               |                          |                        |                          |                        |
| Reserved      | Reserved                           | Map Internal<br>Register | Connect RX<br>Buffer 0<br>CPU | Connect TX<br>Buffer CPU | Access<br>Internal Bus | Normal<br>RAM<br>Connect | Float Output<br>Driver |



### P8xCE598

#### Notes to the description of the CMR bits

- 1. The RX0/RX1 Active bits, if being read, reflect the status of the respective switches (see Fig.16). It is recommended to change the switches only during the reset state (Reset Request = HIGH).
- 2. The Wake-Up Mode bit should be set at the same time as the Sleep bit. The differential wake up mode is useful if both bus wires are fully functioning; it minimizes the amount of wake ups due to noise. The single ended wake up mode is recommended if a wake up must be possible even if one bus wire is already or may become disturbed (see Fig.16).
- 3. The CAN-controller will enter sleep mode, if the Sleep bit is set HIGH (sleep) there is no bus activity and no interrupt is pending. The CAN-controller will wake up after the Sleep bit is set LOW (wake up) or when there is bus activity. On wake up, a Wake-Up Interrupt (see Section 13.5.6) is generated (see also Chapter 15). A CAN-controller which is sleeping and then awaken by bus activity will not be able to receive this message until it detects a Bus-Free signal (see Section 13.6.9.6). The Sleep bit, if read, reflects the status of the CAN-controller.
- 4. This command bit is used to acknowledge the Data Overrun condition signalled by the Data Overrun status bit. Command is given only after releasing both receive buffers. The stored messages have to be rejected. The command bit is set simultaneously with setting of the Release Receive Buffer command bit the second time.
- After reading the contents of the Receive Buffer (RBF0 or RBF1) the CPU must release this buffer by setting Release Receive Buffer bit HIGH (released). This may result in another message becoming immediately available. To prevent the RRB command being executed only once, the minimum wait time between two successive RRB commands is 3 system clock cycles (t<sub>SCL</sub>, see Section 13.5.9).
- 6. The Abort Transmission bit is used when the CPU requires the suspension of the previously requested transmission, e.g. to transmit an urgent message. A transmission already in progress is not stopped. In order to see if the original message had been either transmitted successfully or aborted, the Transmission Complete Status bit should be checked. This should be done after the Transmit Buffer Access bit has been set HIGH (released) or a Transmit Interrupt has been generated (see Section 13.5.6).
- If the Transmission Request bit was set HIGH in a previous command, it cannot be cancelled by setting the Transmission Request bit LOW (absent). Cancellation of the requested transmission may be performed by setting the Abort Transmission bit HIGH (present).

| CON       | TROL      | <b>BYO</b>                                   | RX1     |  |
|-----------|-----------|--|---------|--|
| RX0ACTIVE | RX1ACTIVE |  |         |  |
| 1         | 1         | CRX0   | CRX1    |  |
| 1         | 0         | CRX0   | 1/2AVDD |  |
| 0         | 1         | <sup>1</sup> / <sub>2</sub> AV <sub>DD</sub> | CRX1    |  |
| 0         | 0         | No a   | ction   |  |

Table 35 Combination of bits RX0A and RX1A (see Fig.16)

| TYPE      | BIT   | SYMBOL | FUNCTION                     | EFFECT                    |  |  |  |
|-----------|-------|--------|------------------------------|---------------------------|--|--|--|
| Control   | CR.7  | ТМ     | Test Mode                    | LOW (disabled)            |  |  |  |
|           | CR.5  | RA     | Reference Active             | HIGH (output); note 1     |  |  |  |
| Command   | CMR.7 | RX0A   | RX0 Active                   | HIGH (RX0 = CRX0); note 1 |  |  |  |
|           | CMR.6 | RX1A   | RX1 Active                   | HIGH (RX1 = CRX1); note 1 |  |  |  |
|           | CMR.4 | SLP    | Sleep                        | LOW (wake-up)             |  |  |  |
|           | CMR.3 | COS    | Clear Overrun Status         | HIGH (clear)              |  |  |  |
|           | CMR.2 | RRB    | Release Receive Buffer       | HIGH (released)           |  |  |  |
|           | CMR.1 | AT     | Abort Transmission           | LOW (absent)              |  |  |  |
|           | CMR.0 | TR     | Transmission Request         | LOW (absent)              |  |  |  |
| Status    | SR.7  | BS     | Bus Status                   | LOW (Bus-On); note 1      |  |  |  |
|           | SR.6  | ES     | Error Status                 | LOW (no error); note 1    |  |  |  |
|           | SR.5  | TS     | Transmit Status              | LOW (idle)                |  |  |  |
|           | SR.4  | RS     | Receive Status               | LOW (idle)                |  |  |  |
|           | SR.3  | TCS    | Transmission Complete Status | HIGH (complete)           |  |  |  |
|           | SR.2  | TBS    | Transmit Buffer Access       | HIGH (released)           |  |  |  |
|           | SR.1  | DO     | Data Overrun                 | LOW (absent)              |  |  |  |
|           | SR.0  | RBS    | Receive Buffer Status        | LOW (empty)               |  |  |  |
| Interrupt | IR.3  | OI     | Overrun Interrupt            | LOW (reset)               |  |  |  |
|           | IR.1  | ТІ     | Transmit Interrupt           | LOW (reset)               |  |  |  |
|           | IR.0  | RI     | Receive Interrupt            | LOW (reset)               |  |  |  |

#### Table 40 Effects of setting the Reset Request bit HIGH (present)

#### Note

1. Only after an external reset; see note 5 to Table 37 "Description of the SR bits".

## P8xCE598

#### 13.5.7 ACCEPTANCE CODE REGISTER (ACR)

The Acceptance Code Register is part of the acceptance filter of the CAN-controller. This register can be accessed (read/write), if the Reset Request bit is set HIGH (present).

When a message is received which passes the acceptance test and if there is an empty Receive Buffer, then the respective Descriptor and Data Field (see Fig.15) are sequentially stored in this empty buffer.

In the event that there is no empty Receive Buffer, the Data Overrun bit is set HIGH (overrun); see Sections 13.5.5 and 13.5.6.

 Table 41
 Acceptance Code Register (address 4)

When the complete message has been correctly received the following occurs:

- The Receive Buffer Status bit is set HIGH (full)
- If the Receive Interrupt Enable bit is set HIGH (enabled), the Receive Interrupt is set HIGH (set).

During transmission of a message which passes the acceptance test, the message is also written to its own Receive Buffer. If no Receiver Buffer is available, Data Overrun is signalled because it is not known at the start of a message whether the CAN-controller will lose arbitration and so become a receiver of the message.

The Acceptance Mask Register qualifies which of the corresponding bits of the acceptance code are 'relevant' or

'don't care' for acceptance filtering.

| 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|------|------|------|------|------|------|------|------|
| AC.7 | AC.6 | AC.5 | AC.4 | AC.3 | AC.2 | AC.1 | AC.0 |

#### Table 42 Description of the ACR bits

| BIT    | SYMBOL  | FUNCTION  |
|--------|---------|---|
| 7 to 0 | AC.7 to | Acceptance Code. The Acceptance Code bits (AC.7 to AC.0) and the eight most             |
|        | AC.0    | significant bits of the message's Identifier (ID.10 to ID.3) must be equal to those bit |
|        |         | positions which are marked relevant by the Acceptance Mask bits (AM.7 to AM.0).         |
|        |         | The acceptance is given, if the following equation is satisfied:                        |
|        |         | (ID10 ID.3) = [(AC.7 AC.0) or (AM.7 AM.0)] = 1111 1111 B                                |

#### 13.5.8 ACCEPTANCE MASK REGISTER (AMR)

The Acceptance Mask Register is part of the acceptance filter of the CAN-controller.

This register can be accessed (read/write) if the Reset Request bit is set HIGH (present).

Table 43 Acceptance Mask Register (address 5)

| 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|------|------|------|------|------|------|------|------|
| AM.7 | AM.6 | AM.5 | AM.4 | AM.3 | AM.2 | AM.1 | AM.0 |

#### Table 44 Description of the AMR bits

| BIT    | SYMBOL  | FUNCTION   |
|--------|---------|--|
| 7 to 0 | AM.7 to | Acceptance Mask. If the Acceptance Mask bit is:  |
|        | AM.0    | HIGH (don't care), then this bit position is 'don't care' for the acceptance of a message. |
|        |         | LOW (relevant), then this bit position is 'relevant' for acceptance filtering.             |

### P8xCE598



#### 13.5.19.2 Time Segment 1 (TSEG1)

This segment determines the location of the sampling point within a bit period, which is at the end of TSEG1. TSEG1 is programmable from 1 to 16 system clock cycles (see Section 13.5.10).

The correct location of the sample point is essential for the correct functioning of a transmission. The following points must be taken into consideration:

- A Start-Of-Frame (see Section 13.6.2) causes all CAN-controllers to perform a 'hard synchronization' (see Section 13.5.20) on the first recessive-to-dominant edge. During arbitration, however, several CAN-controllers may simultaneously transmit. Therefore it may require twice the sum of bus-line, input comparator and the output driver delay times until the bus is stable. This is the propagation delay time.
- To avoid sampling at an incorrect position, it is necessary to include an additional synchronization buffer on both sides of the sample point. The main reasons for incorrect sampling are:
  - incorrect synchronization due to spikes on the bus-line
  - slight variations in the oscillator frequency of each CAN-controller in the network, which results in a phase error.
- Time Segment 1 consists of the segment for compensation of propagation delays and the synchronization buffer segment directly before the sample point (see Fig.18).

### P8xCE598

#### 13.5.19.3 Time Segment 2 (TSEG2)

This time segment provides:

- additional time at the sample point for calculation of the subsequent bit levels (e.g. arbitration)
- synchronization buffer segment directly after the sample point.

TSEG2 is programmable from 1 to 8 system clock cycles (see Section 13.5.10.

#### 13.5.19.4 Synchronisation Jump Width (SJW)

SJW defines the maximum number of clock cycles ( $t_{SCL}$ ) a period may be reduced or increased by one resynchronization. SJW is programmable from 1 to 4 system clock cycles, see Section 13.5.2.

#### 13.5.19.5 Propagation Delay Time (t<sub>prop</sub>)

The Propagation Delay Time is:

- $t_{prop} = 2 \times (physical bus delay)$ 
  - + input comparator delay
  - + output driver delay).

tprop is rounded up to the nearest multiple of t<sub>SCL</sub>.

#### 13.5.19.6 Bit Timing Restrictions

Restrictions on the configuration of the bit timing are based on internal processing. The restrictions are:

- $t_{TSEG2} \ge 2t_{SCL}$
- $t_{TSEG2} \ge t_{SJW}$
- $t_{TSEG1} \ge t_{SEG2}$
- $t_{TSEG1} \ge t_{SJW} + t_{prop}$ .

The three sample mode (SAM = HIGH) has the effect of introducing a delay of one system clock cycle on the bus-line. This must be taken into account for the correct calculation of TSEG1 and TSEG2:

- $t_{TSEG1} \ge t_{SJW} + t_{prop} + 2t_{SCL}$
- $t_{TSEG2} \ge 3t_{SCL}$ .

#### 13.5.20 SYNCHRONIZATION

Synchronization is performed by a state machine which compares the incoming edge with its actual bit timing and adapts the bit timing by hard synchronization or resynchronization. This type of synchronization occurs only at the beginning of a message.

The CAN-controller synchronizes on the first incoming recessive-to-dominant edge of a message (being the leading edge of a message's Start-Of-Frame bit; see Section 13.6.2.

Resynchronization occurs during the transmission of a message's bit stream to compensate for:

- Variations in individual CAN-controller oscillator frequencies
- Changes introduced by switching from one transmitter to another (e.g. during arbitration).

As a result of resynchronization either  $t_{TSEG1}$  may be increased by up to a maximum of  $t_{SJW}$  or  $t_{TSEG2}$  may be decreased by up to a maximum of  $t_{SJW}$ :

- $t_{TSEG1} \le t_{SCL} [(TSEG1 + 1) + (SJW + 1)]$
- $t_{TSEG2} \ge t_{SCL} [(TSEG2 + 1) (SJW + 1)].$

TSEG1, TSEG2 and SJW are the programmed numerical values.

The phase error (e) of an edge is given by the position of the edge relative to SYNCSEG, measured in system clock cycles ( $t_{SCL}$ ).

The value of the phase error is defined as:

- e = 0, if the edge occurs within SYNCSEG
- e > 0, if the edge occurs within TSEG1
- e < 0, if the edge occurs within TSEG2.

The effect of resynchronization is:

- The same as that of a hard synchronization, if the magnitude of the phase error (e) is less or equal to the programmed value of t<sub>SJW</sub>
- To increase a bit period by the amount of t<sub>SJW</sub>, if the phase error is positive and the magnitude of the phase error is larger than t<sub>SJW</sub>
- To decrease a bit period by the amount of t<sub>SJW</sub> if the phase error is negative and the magnitude of the phase error is larger than t<sub>SJW</sub>.

## P8xCE598



#### 13.6.5 OVERLOAD FRAME

The Overload Frame consists of two fields:

- The Overload Flag
- The Overload Delimiter.

The transmission of an Overload Frame may only start:

- Condition 1; during the first bit period of an expected Intermission Field.
- Condition 2; one bit period after detecting the dominant bit during Intermission Field.

The P8xCE598's on-chip CAN-controller will never initiate transmission of a condition 1 Overload Frame and will only react on a transmitted condition 2 Overload Frame, according to the CAN-protocol. No more than two Overload Frames are generated to delay a Data Frame or a Remote Frame. Although the overall form of the Overload Frame corresponds to that of the Error Frame, an Overload Frame does not initiate or require the retransmission of the preceding frame.

### 13.6.5.1 Overload Flag

The Overload Flag consists of six dominant bits and has a similar format to the Error Flag.

There are two conditions in the CAN-protocol which lead to the transmission of an Overload Flag:

- Condition 1; receiver circuitry requires more time to process the current data before receiving the next frame (receiver not ready).
- Condition 2; detection of a dominant bit during Intermission Field (see Section 13.6.6).

The Overload Flag's form corrupts the fixed form of the Intermission Field. All other CAN-controllers detecting the overload condition also transmit an Overload Flag (condition 2).

#### 13.6.5.2 Overload Delimiter

The Overload Delimiter consists of eight recessive bits and takes the same form as the Error Delimiter. After transmission of an Overload Flag, each CAN-controller monitors the bus-line until it detects a transition from a dominant-to-recessive bit level. At this point in time, every CAN-controller has finished sending its Overload Flag and all CAN-controllers start simultaneously transmitting seven more recessive bits.

#### 13.6.6 INTER-FRAME SPACE

Data Frames and Remote Frames are separated from preceding frames (all types) by an Inter-Frame Space, consisting of an Intermission Field and a Bus-Idle. Error-passive CAN-controllers also send a Suspend Transmission (see Section 13.6.9) after transmission of a message. Overload Frames and Error Frames are not preceded by an Inter-Frame Space.

#### 13.6.6.1 Intermission Field

The Intermission Field consists of three recessive bits. During an Intermission period, no frame transmissions will be started by the P8xCE598's on-chip CAN-controller. An Intermission is required to have a fixed time period to allow a CAN-controller to execute internal processes prior to the next receive or transmit task.

#### 13.6.6.2 Bus-Idle

The Bus-Idle time may be of arbitrary length (min. 0 bit). The bus is recognized to be free and a CAN-controller having information to transmit may access the bus. The detection of a dominant bit level during Bus-Idle on the bus is interpreted as the Start-Of-Frame.

#### 13.6.7 BUS ORGANIZATION

Bus organization is based on five basic rules described in the following subsections.

#### 13.6.7.1 Bus Access

CAN-controllers only start transmission during the Bus-Idle state. All CAN-controllers synchronize on the leading edge of the Start-Of-Frame (hard synchronization).

#### 13.6.7.2 Bus Arbitration

If two or more CAN-controllers simultaneously start transmitting, the bus access conflict is solved by a bit-wise arbitration process during transmission of the Arbitration Field. During arbitration every transmitting CAN-controller compares its transmitted bit level with the monitored bus level. Any CAN-controller which transmits a recessive bit and monitors a dominant bus level immediately becomes the receiver of the higher-priority message on the bus without corrupting any information on the bus. Each message contains an unique Identifier and a RTR bit describing the type of data within the message. The Identifier together with the RTR bit implicitly define the message's bus access priority. During arbitration the most significant bit of the Identifier is transmitted first and the RTR bit last. The message with the lowest binary value of the Identifier and RTR bit has the highest priority. A Data Frame has higher priority than a Remote Frame due to its RTR bit having a dominant level.

For every Data Frame there is an unique transmitter. For reasons of compatibility with other CAN-bus controllers, use of the Identifier bit pattern ID = 1111111XXXXB (X being bits of arbitrary level) is forbidden.

The number of available different Identifiers:

 $(2^{11}-2^4) = 2032.$ 

#### 13.6.7.3 Coding/Decoding

The following bit fields are coded using the bit-stuffing technique:

- Start-Of-Frame
- Arbitration Field
- Control Field
- Data Field
- CRC Sequence.

When a transmitting CAN-controller detects five consecutive bits of identical polarity to be transmitted, a complementary (stuff) bit is inserted into the transmitted bit-stream.

When a receiving CAN-controller has monitored five consecutive bits with identical polarity in the received bit streams of the above described bit fields, it automatically deletes the next received (stuff) bit. The level of the deleted stuff bit has to be the complement of the previous bits; otherwise a Stuff Error will be detected and signalled (see Section 13.6.8).

The remaining bit fields or frames are of fixed form and are not coded or decoded by the method of bit-stuffing.

The bit-stream in a message is coded according to the Non-Return-to-Zero (NRZ) method, i.e. during a bit period, the bit level is held constant, either recessive or dominant.



### P8xCE598

#### 14.1 Interrupt Enable and Priority Registers

14.1.1 INTERRUPT ENABLE REGISTER 0 (IEN0)

Table 71 Interrupt Enable register 0 (address A8H)

| 7  | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|----|-----|-----|-----|-----|-----|-----|-----|
| EA | EAD | ES1 | ES0 | ET1 | EX1 | ET0 | EX0 |

#### Table 72 Description of the IEN0 bits

| BIT | SYMBOL | FUNCTION  |
|-----|--------|---|
| 7   | EA     | General enable/disable control. If bit EA is:                   |
|     |        | LOW, then no interrupt is enabled.                              |
|     |        | HIGH, then any individually enabled interrupt will be accepted. |
| 6   | EAD    | Enable ADC interrupt.   |
| 5   | ES1    | Enable SIO1 (CAN) interrupt.                                    |
| 4   | ES0    | Enable SIO0 (UART) interrupt.                                   |
| 3   | ET1    | Enable Timer 1 interrupt.                                       |
| 2   | EX1    | Enable External 1 interrupt.                                    |
| 1   | ET0    | Enable Timer 0 interrupt.                                       |
| 0   | EX0    | Enable External 0 interrupt.                                    |

#### 14.1.2 INTERRUPT ENABLE REGISTER 1 (IEN1)

Table 73 Interrupt Enable register 0 (address E8H)

| 7   | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|-----|------|------|------|------|------|------|------|
| ET2 | ECM2 | ECM1 | ECM0 | ECT3 | ECT2 | ECT1 | ECT0 |

#### Table 74 Description of the IEN1 bits

Logic 0 = interrupt disabled; logic 1 = interrupt enabled.

| BIT | SYMBOL | FUNCTION                                |  |  |
|-----|--------|---|--|--|
| 7   | ET2    | Enable T2 overflow interrupt(s).        |  |  |
| 6   | ECM2   | Enable T2 comparator 2 interrupt.       |  |  |
| 5   | ECM1   | Enable T2 comparator 1 interrupt.       |  |  |
| 4   | ECM0   | Enable T2 comparator 0 interrupt.       |  |  |
| 3   | ECT3   | Enable T2 capture register 3 interrupt. |  |  |
| 2   | ECT1   | Enable T2 capture register 2 interrupt. |  |  |
| 1   | ECT1   | Enable T2 capture register 1 interrupt. |  |  |
| 0   | ECT0   | Enable T2 capture register 0 interrupt. |  |  |

#### **16 OSCILLATOR CIRCUITRY**

The oscillator circuitry of the P8xCE598 is a single-stage inverting amplifier in a Pierce oscillator configuration. The circuitry between XTAL1 and XTAL2 is basically an inverter biased to the transfer point. Either a crystal or ceramic resonator can be used as the feedback element to complete the oscillator circuitry. Both are operated in parallel resonance. XTAL1 (pin 52) is the high gain amplifier input, and XTAL2 (pin 51) is the output (see Fig.23). If XTAL1 is driven from an external source, XTAL2 must be left open (see Fig.24).

#### 17 RESET CIRCUITRY

The reset pin RST is connected to a Schmitt trigger for noise rejection (see Fig.25). A reset is accomplished by holding the RST pin HIGH for at least two machine cycles (24 oscillator periods). The CPU responds by executing an internal reset. During reset ALE and PSEN output a HIGH level. In order to perform a correct reset, this level must not be affected by external elements.

Also with the P8xCE598, the RST line can be pulled HIGH internally by a pull-up transistor activated by the Watchdog timer T3. The length of the output pulse from T3 is 3 machine cycles. A pulse of such short duration is necessary in order to recover from a processor or system fault as fast as possible.

During Power-down a reset could be generated internally via the CAN Wake-Up interrupt. Then the RST pin is pulled HIGH for 6144 machine cycles. In this case the CAN Controller is not reset.

If the Watchdog timer or the CAN Wake-Up interrupt is used to reset external devices, the usual capacitor arrangement for Power-on-reset (see Fig.26) should not be used.

However, the internal reset is forced, independent of the external level on the RST pin.

The MAIN RAM and AUXILIARY RAM are not affected. When  $V_{DD}$  is turned on, the RAM content is indeterminate. A reset leaves the internal registers as shown in Table 83).







## P8xCE598

Table 88 Description of the mnemonics in the Instruction set

| DESCRIPTION  |  |  |  |  |  |  |
|--|--|--|--|--|--|--|
| Data addressing modes  |  |  |  |  |  |  |
| Working register R0-R7.  |  |  |  |  |  |  |
| 128 internal RAM locations and any special function register (SFR).  |  |  |  |  |  |  |
| Indirect internal RAM location addressed by register R0 or R1 of the actual register bank.   |  |  |  |  |  |  |
| 8-bit constant included in instruction.  |  |  |  |  |  |  |
| 16-bit constant included as bytes 2 and 3 of instruction.  |  |  |  |  |  |  |
| Direct addressed bit in internal RAM or SFR.   |  |  |  |  |  |  |
| 16-bit destination address. Used by LCALL and LJMP.<br>The branch will be anywhere within the 64 kbytes Program Memory address space.                                    |  |  |  |  |  |  |
| 11-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2 kbytes page of Program Memory as the first byte of the following instruction.   |  |  |  |  |  |  |
| Signed (two's complement) 8-bit offset byte. Used by SJMP and all conditional jumps.<br>Range is –128 to +127 bytes relative to first byte of the following instruction. |  |  |  |  |  |  |
| Hexadecimal opcode cross-reference   |  |  |  |  |  |  |
| 8, 9, A, B, C, D, E, F.  |  |  |  |  |  |  |
| 1, 3, 5, 7, 9, B, D, F.  |  |  |  |  |  |  |
| 0, 2, 4, 6, 8, A, C, E.  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |

#### 1996 Jun 27

| Fir           | st hexadecimal ch | aracter of                                       | opcode   |              | $\leftarrow Secc$ | ond hexadecin           | nal character of opcod | e →               |
|---------------|-------------------|--|----------|--------------|-------------------|-------------------------|------------------------|-------------------|
| $\rightarrow$ | 0                 | <del>.                                    </del> | 2        | 3            | 4                 | 5                       | 6 7                    | 8 9 A B C D E F   |
|               |                   | AJMP   | LJMP     | RR           | INC               | INC                     | INC @Ri                | INC Rr            |
| D             |                   | addr11   | addr16   | А            | А                 | direct                  | 0 1                    | 0 1 2 3 4 5 6 7   |
| -             | JBC               | ACALL  | LCALL    | RRC          | DEC               | DEC                     | DEC @Ri                | DEC Rr            |
| -             | bit,rel           | addr11   | addr16   | A            | A                 | direct                  | 0                      | 0 1 2 3 4 5 6 7   |
| ç             | æ                 | AJMP   | DET      | RL           | ADD               | ADD                     | ADD A, @Ri             | ADD A,Rr          |
| ۲             | bit,rel           | addr11   |          | А            | A,#data           | A,direct                | 0 1                    | 0 1 2 3 4 5 6 7   |
| ć             | JNB               | ACALL  | DETI     | RLC          | ADDC              | ADDC                    | ADDC A, @Ri            | ADDC A,Rr         |
| r             | bit,rel           | addr11   |          | A            | A,#data           | A,direct                | 0                      | 0 1 2 3 4 5 6 7   |
| -             | S                 | AJMP   | ORL      | ORL          | ORL               | ORL                     | ORL A, @Ri             | ORL A, Rr         |
| t             | rel               | addr11   | direct,A | direct,#data | A,#data           | A,direct                | 0                      | 0 1 2 3 4 5 6 7   |
| u             | JNC               | ACALL  | ANL      | ANL          | ANL               | ANL                     | ANL A, @Ri             | ANL A, Rr         |
| n<br>N        | rel               | addr11   | direct,A | direct,#data | A,#data           | A,direct                | 0                      | 0 1 2 3 4 5 6 7   |
| u<br>U        | JZ                | AJMP   | XRL      | XRL          | XRL               | XRL                     | XRL A, @Ri             | XRL A, Rr         |
| c             | rel               | addr11   | direct,A | direct,#data | A,#data           | A,direct                | 0                      | 0 1 2 3 4 5 6 7   |
| 7             | ZNL               | ACALL  | ORL      | JMP          | MOV               | MOV                     | MOV @Ri,#data          | MOV Rr,#data      |
| -             | rel               | addr11   | C,bit    | @A+DPTR      | A,#data           | direct,#data            | 0                      | 0 1 2 3 4 5 6 7   |
| 0             | SJMP              | AJMP   | ANL      | MOVC         | DIV               | MOV                     | MOV direct, @Ri        | MOV direct, Rr    |
| 0             | rel               | addr11   | C,bit    | A,@A+PC      | AB                | direct, direct          | 0                      | 0 1 2 3 4 5 6 7   |
| c             | MOV               | ACALL  | MOV      | MOVC         | SUBB              | SUBB                    | SUBB A, @Ri            | SUB A, Rr         |
| מ             | DTPR,#data16      | addr11   | bit,C    | A,@A+DPTR    | A,#data           | A,direct                | 0                      | 0 1 2 3 4 5 6 7   |
| <             | ORL               | AJMP   | MOV      | INC          | MUL               |                         | MOV @Ri,direct         | MOV Rr, direct    |
| ٢             | C,/bit            | addr11   | bit,C    | DPTR         | AB                |                         | 0                      | 0 1 2 3 4 5 6 7   |
| α             | ANL               | ACALL  | CPL      | CPL          | CJNE              | CJNE                    | CJNE @Ri,#data,rel     | CJNE Rr,#data,rel |
| ۵             | C,/bit            | addr11   | bit      | U            | A,#data,rel       | A,direct,rel            | 0                      | 0 1 2 3 4 5 6 7   |
| C             | PUSH              | AJMP   | CLR      | CLR          | SWAP              | XCH                     | XCH A, @Ri             | XCH A,Rr          |
| ر             | direct            | addr11   | bit      | U            | A                 | A,direct                | 0                      | 0 1 2 3 4 5 6 7   |
| 6             | РОР               | ACALL  | SETB     | SETB         | DA                | ZNLD                    | XCHD A, @Ri            | DJNZ Rr,rel       |
| ב             | direct            | addr11   | bit      | U            | A                 | direct, rel             | 0                      | 0 1 2 3 4 5 6 7   |
| Ц             | MOVX              | AJMP   | ЮW       | VX A,@Ri     | CLR               | MOV                     | MOV A, @Ri             | MOV A, Rr         |
| J             | A,@DTPR           | addr11   | 0        | -            | A                 | A,direct <sup>(1)</sup> | 0                      | 0 1 2 3 4 5 6 7   |
| Ц             | MOVX              | ACALL  | ΜO       | VX @Ri,A     | CPL               | MOV                     | MOV @Ri,A              | MOV Rr,A          |
| -             | @DTPR,A           | addr11   | 0        | -            | A                 | direct,A                | 0                      | 0 1 2 3 4 5 6 7   |

## 8-bit microcontroller with on-chip CAN

#### Table 89 Instruction map

Note 1. MOV A, ACC is not a valid instruction.

79

## <sup>t</sup>CY ←<sup>t</sup>LHLL→ →<sup>t</sup>WHLH ALE PSEN <sup>t</sup>WLWH t LLWL WR <sup>t</sup>AVWL tAVLLtLLAX --<sup>t</sup>QVWH -twhqx-<--tQVWX PORT 0 A0 to A7 data output PORT 2 address A8 to A15 (DPH) or Port 2 MGA178 Fig.33 Write to external Data Memory.



P8xCE598

## 8-bit microcontroller with on-chip CAN



| 22.2.5 | P8xCE598 CAN INTERRUPT HAND | LER SOFTWARE EXAMPLE | (INCLUDING FAST D | MA TRANSFER) |
|--------|-----------------------------|----------------------|-------------------|--------------|
|--------|-----------------------------|----------------------|-------------------|--------------|

| MCS-5 | 1 MACR | O ASSE |                  | N interrupt-han    | dler                |   |      |
|-------|--------|--------|------------------|--------------------|---------------------|---|------|
| LOC   | OBJ    | LINE   | SOURCE           |                    |                     |   |      |
|       |        | 4      |                  |                    |                     |   |      |
| 0040  |        | 1      |                  |                    | errupt-nandier<br>> |   |      |
| 00A0  |        | 2      | \$NO5YME         | BOLS NOPAGING      | 5                   |   |      |
| 00A1  |        | 3      | *******          | ****               | *****               | ****                                    | **** |
|       |        | 4      | ,                |                    |                     |   |      |
|       |        | 5      | ;<br>;           |                    |                     |   |      |
|       |        | 6      | ;very fast       | receive-routine to | or the 8XCE59       |   |      |
|       |        | 7      | • is embe        | dded in the interr | upt-handler for     | the CAN Controller,                     |      |
|       |        | 8      | • uses the       | DIMA-logic and     |                     |   |      |
|       |        | 9      | handles          | up to eight differ | ent messages        |   |      |
| 00A2  |        | 10     | ;(if these h     | have the same lea  | ading 8 identifi    | er-Dits).                               |      |
|       |        | 11     | ;                |                    |                     |   |      |
|       |        | 12     | ; to allow f     | or faster receive- | routine, it is as   | sumed that all other routines           |      |
|       |        | 13     | ;accessing       | the CAN Contro     | ller, disable the   | e interrupt of the CAN Controller       |      |
|       |        | 14     | ;(IEN0.5) (      | during their execu | ition.              |   |      |
| 00A5  |        | 15     | ;                |                    |                     |   |      |
| 00A7  |        | 16     | ;Version:        | 1.0                |                     |   |      |
|       |        | 17     | ;Date:           | 12-April-90        |                     |   |      |
|       |        | 18     | ;Author:         | Bernhard Reck      | kels                |   |      |
|       |        | 19     | ;at:             | Philips Compo      | nents Applicat      | ion Lab., Hamburg (PCALH)               |      |
| 00A9  |        | 20     |                  |                    |                     |   |      |
| 00AB  |        | 21     | .**********<br>, | ******             | *****               | *************************************** | **** |
| 00AD  |        | 22     |                  |                    |                     |   |      |
|       |        | 23     | .*********<br>,  | *******            | *****               | *************************************** | **** |
|       |        | 24     | initial stuf;    | f                  |                     |   |      |
|       |        | 25     | .*********<br>,  | ******             | *****               | *************************************** | **** |
|       |        | 26     |                  |                    |                     |   |      |
|       |        | 27     | ;equatas         |                    |                     |   |      |
|       |        | 28     |                  |                    |                     |   |      |
|       |        | 29     |                  | ;addresses of \$   | Special Function    | on Registers                            |      |
| 00AE  |        | 30     |                  | CANADR             | EQU                 | 0DBH                                    |      |
| 00AF  |        | 31     |                  | CANDAT             | EQU                 | ODAH                                    |      |
|       |        | 32     |                  | CANCON             | EQU                 | 0D9H                                    |      |
| 00B0  |        | 33     |                  | CANSTA             | EQU                 | 0D8H                                    |      |
|       |        | 34     |                  |                    |                     |   |      |

| LOC  | OBJ    | LINE | SOURCE |  |                                  |                               |  |  |
|------|--------|------|--------|--|----------------------------------|-------------------------------|--|--|
| 00A0 |        | 107  |        | ; determine the destination address in data-memory for the   |                                  |                               |  |  |
| 00A1 |        | 108  |        | ; message's Data-Field                                       |                                  |                               |  |  |
|      | 54E0   | 109  |        | ANL  | A, #ID2_0_MASK                   | ; use ID.2 ID.0 only          |  |  |
|      | C4     | 110  |        | SWAP   | A                                |                               |  |  |
|      | 03     | 111  |        | RR   | A                                | ; A = 4*ID.2 + 2*ID.1 + ID.0  |  |  |
|      |        | 112  |        | ; this value is used   | as an index for an array of 8 b  | oytes                         |  |  |
|      |        | 113  |        | ; containing the des   | stination-addresses for the 8 d  | ifferent                      |  |  |
|      |        | 114  |        | ; messages. Note,  | that the #RX_ARRAY_OFFSE         | T is due to the               |  |  |
| 00A2 |        | 115  |        | ; program counter-i  | relative access to the array.    |                               |  |  |
|      | 2415   | 116  |        | ADD  | A, #RX_ARRAY_START – R           | X_ARRAY_OFFSET                |  |  |
|      | 83     | 117  |        | MOVC   | A, @A + PC                       |                               |  |  |
|      |        | 118  |        | RX_ARRAY_OFFS  | ET:                              |                               |  |  |
|      |        | 119  |        |  |                                  |                               |  |  |
| 00A5 |        | 120  |        | ; if a message pass  | ses the acceptance-filter of the | CAN                           |  |  |
| 00A7 |        | 121  |        | ; Controller, but the  | CPU doesn't need it, the arra    | У                             |  |  |
|      |        | 122  |        | ; entry's value may  | be set to zero indicating this.  |                               |  |  |
|      |        | 123  |        | ; The following <jz></jz>                                    | instruction cares for this.      |                               |  |  |
|      | 6007   | 124  |        | JZ   | CAN_RX_READY                     |                               |  |  |
| 00A9 |        | 125  |        |  |                                  |                               |  |  |
| 00AB |        | 126  |        | ; now copy the Data  | a-Field (only) from CAN- to CF   | PU memory                     |  |  |
| 00AD |        | 127  |        | ; with the aid of the  | DMA-logic. Note, that a TX-D     | MA is                         |  |  |
|      |        | 128  |        | ; performed when v   | vriting 8AH (DMA + address 1     | 0) into CANADR                |  |  |
|      |        | 129  |        | ; and a RX-DMA is  | performed when writing 94H (     | DMA + address 20)             |  |  |
|      |        | 130  |        | ; 9DH (DMA + ad  | ddress 29) into CANADR. Her      | e address 22 is               |  |  |
|      |        | 131  |        | ; used to copy just  | the Data-Field.                  |                               |  |  |
|      | F5D8   | 132  |        | MOV  | CANSTA, A                        | ; data-memory address         |  |  |
|      | 75DB96 | 133  |        | MOV  | CANADR, #CAN_RX_DMA              | ; starts RX-DMA at address 22 |  |  |
|      |        | 134  |        |  |                                  |                               |  |  |
| 00AE |        | 135  |        | ; the DMA-transfer   | is done in at maximum 2 instr    | uction cycles.                |  |  |
| 00AF |        | 136  |        | ; During the transfer, neither the data-memory (RAM) nor one |                                  |                               |  |  |
|      |        | 137  |        | ; of the SFRs CAN  | ADR, CANDAT, CANCON and          |                               |  |  |
| 00B0 |        | 138  |        | ; CANSTA may be  | accessed by the CPU.             |                               |  |  |
|      |        | 139  |        | ; For simplicity, two  | NOPs are used here.              |                               |  |  |
|      | 00     | 140  |        | NOP  |                                  |                               |  |  |
|      | 00     | 141  |        | NOP  |                                  |                               |  |  |
| 00A0 |        | 142  |        |  |                                  |                               |  |  |