

Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Not For New Designs
Core Processor	M32C/80
Core Size	16/32-Bit
Speed	32MHz
Connectivity	CANbus, I <sup>2</sup> C, IEBus, SIO, UART/USART
Peripherals	DMA, WDT
Number of I/O	85
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	31K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 26x10b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LFQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/m30833fjgp-u3">https://www.e-xfl.com/product-detail/renesas-electronics-america/m30833fjgp-u3</a>

## 1. Overview

The M32C/83 Group (M32C/83, M32C/83T) microcomputer is a single-chip control unit that utilizes high-performance silicon gate CMOS technology with the M32C/80 Series CPU core. The M32C/83 Group (M32C/83, M32C/83T) is available in 144-pin and 100-pin plastic molded LQFP/QFP packages.

With a 16-Mbyte address space, this microcomputer combines advanced instruction manipulation capabilities to process complex instructions by less bytes and execute instructions at higher speed.

It includes a multiplier and DMAC adequate for office automation, communication devices and industrial equipments, and other high-speed processing applications.

### 1.1 Applications

Automobiles, audio, cameras, office equipment, communications equipment, portable equipment, etc.

**Table 1.2 M32C/83 Group (M32C/83, M32C/83T) Performance (100-Pin Package)**

Characteristic		Performance	
		M32C/83	M32C/83T
CPU	Basic Instructions	108 instructions	
	Minimum Instruction Execution Time	31.3 ns (f(BCLK) = 32 MHz, V <sub>CC</sub> = 4.2 to 5.5 V) 50 ns (f(BCLK) = 20 MHz, V <sub>CC</sub> = 3.0 to 5.5 V)	31.3 ns (f(BCLK) = 32 MHz, V <sub>CC</sub> = 4.2 to 5.5 V)
	Operating Mode	Single-chip mode, Memory expansion mode and Microprocessor mode	Single-chip mode
	Address Space	16 Mbytes	
	Memory Capacity	See Table 1.3	
Peripheral Function	I/O Port	87 I/O pins and 1 input pin	
	Multifunction Timer	Timer A: 16 bits x 5 channels, Timer B: 16 bits x 6 channels Three-phase motor control circuit	
	Intelligent I/O	Time measurement function: 16 bits x 5 channels Waveform generating function: 16 bits x 10 channels Communication function (Clock synchronous serial I/O, Clock asynchronous serial I/O, HDLC data processing, Clock synchronous variable length serial I/O, IEBus <sup>(1)</sup> )	
	Serial I/O	5 Channels Clock synchronous serial I/O, Clock asynchronous serial I/O, IEBus <sup>(1)</sup> , I <sup>2</sup> C bus <sup>(2)</sup>	
	CAN Module	1 channel Supporting CAN 2.0B specification	
	A/D Converter	10-bit A/D converter: 2 circuits, 26 channels	
	D/A Converter	8 bits x 2 channels	
	DMAC	4 channels	
	DMAC II	Can be activated by all peripheral function interrupt sources Immediate transfer, Calculation transfer and Chain transfer functions	
	CRC Calculation Circuit	CRC-CCITT	
	X/Y Converter	16 bits x 16 bits	
	Watchdog Timer	15 bits x 1 channel (with prescaler)	
	Interrupt	42 internal and 8 external sources, 5 software sources Interrupt priority level: 7	
	Clock Generation Circuit	4 circuits Main clock oscillation circuit(*), Sub clock oscillation circuit(*), On-chip oscillator, PLL frequency synthesizer (* )Equipped with a built-in feedback resistor. Ceramic resonator or crystal oscillator must be connected externally	
	Oscillation Stop Detect Function	Main clock oscillation stop detect function	
Electrical Characteristics	Supply Voltage	4.2 to 5.5 V (f(BCLK)=32 MHz) 3.0 to 5.5 V (f(BCLK)=20 MHz, through VDC) 3.0 to 3.6 V (f(BCLK)=20 MHz, not through VDC)	4.2 to 5.5 V (f(BCLK)=32 MHz)
	Power Consumption	41 mA (V <sub>CC</sub> =5 V, f(BCLK)=32 MHz) 38 mA (V <sub>CC</sub> =5 V, f(BCLK)=30 MHz) 26 mA (V <sub>CC</sub> =3.3 V, f(BCLK)=20 MHz) 470 μA (V <sub>CC</sub> =5 V, f(XCIN)=32 kHz, in wait mode) 340 μA (V <sub>CC</sub> =3.3 V, f(XCIN)=32 kHz, through VDC, in wait mode) 5.0 μA (V <sub>CC</sub> =3.3 V, f(XCIN)=32 kHz, not through VDC, in wait mode) 0.4 μA (V <sub>CC</sub> =5 V, stop mode) 0.4 μA (V <sub>CC</sub> =3.3 V, stop mode)	41 mA (V <sub>CC</sub> =5 V, f(BCLK)=32 MHz) 38 mA (V <sub>CC</sub> =5 V, f(BCLK)=30 MHz) 470 μA (V <sub>CC</sub> =5 V, f(XCIN)=32 kHz, in wait mode) 0.4 μA (V <sub>CC</sub> =5 V, stop mode)
Flash Memory	Program/Erase Supply Voltage	3.3 ± 0.3 V or 5.0 ± 0.5 V	5.0 ± 0.5 V
	Program and Erase Endurance	100 times	
Operating Ambient Temperature	-20 to 85°C, -40 to 85°C (optional)	-40 to 85°C (T version)	
Package	100-pin plastic molded LQFP/QFP		

## NOTES:

1. IEBus is a trademark of NEC Electronics Corporation.
2. I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
3. Contact our sales office if 30-MHz or higher frequency is required.

All options are on a request basis.

### 1.3 Block Diagram

Figure 1.1 shows a block diagram of the M32C/83 Group (M32C/83, M32C/83T) microcomputer.




Figure 1.1 M32C/83 Group (M32C/83, M32C/83T) Block Diagram

### 1.4 Product Information

Table 1.3 lists the product information. Figure 1.2 shows the product numbering system.


**Table 1.3 M32C/83 Group (1) (M32C/83) As of January, 2006**

Type Number	Package Type	ROM Capacity	RAM Capacity	Remarks
M30835FJGP	PLQP0144KA-A (144P6Q-A)	512K	31K	Flash Memory
M30833FJGP	PLQP0100KB-A (100P6Q-A)			
M30833FJFP	PRQP0100JB-A (100P6S-A)			

**Table 1.3 M32C/83 Group (2) (T Version, M32C/83T) As of January, 2006**

Type Number	Package Type	ROM Capacity	RAM Capacity	Remarks
M30833FJTGP	PLQP0100KB-A (100P6Q-A)	512K	31K	Flash Memory T Version (High-reliability 85°C Version)

Please contact our sales office for V version information.



**Figure 1.2 Product Numbering System**

Table 1.5 Pin Characteristics for 100-Pin Package (Continued)

Package Pin No		Control Pin	Port	Interrupt Pin	Timer Pin	UART/CAN Pin	Intelligent I/O Pin	Analog Pin	Bus Control Pin <sup>(1)</sup>
FP	GP								
51	49		P43						A19(MA11)
52	50		P42						A18(MA10)
53	51		P41						A17(MA9)
54	52		P40						A16(MA8)
55	53		P37						A15(MA7)/(D15)
56	54		P36						A14(MA6)/(D14)
57	55		P35						A13(MA5)/(D13)
58	56		P34						A12(MA4)/(D12)
59	57		P33						A11(MA3)/(D11)
60	58		P32						A10(MA2)/(D10)
61	59		P31						A9(MA1)/(D9)
62	60	VCC							
63	61		P30						A8(MA0)/(D8)
64	62	VSS							
65	63		P27					AN27	A7(/D7)
66	64		P26					AN26	A6(/D6)
67	65		P25					AN25	A5(/D5)
68	66		P24					AN24	A4(/D4)
69	67		P23					AN23	A3(/D3)
70	68		P22					AN22	A2(/D2)
71	69		P21					AN21	A1(/D1)
72	70		P20					AN20	A0(/D0)
73	71		P17	$\overline{\text{INT5}}$					D15
74	72		P16	$\overline{\text{INT4}}$					D14
75	73		P15	$\overline{\text{INT3}}$					D13
76	74		P14						D12
77	75		P13						D11
78	76		P12						D10
79	77		P11						D9
80	78		P10						D8
81	79		P07					AN07	D7
82	80		P06					AN06	D6
83	81		P05					AN05	D5
84	82		P04					AN04	D4
85	83		P03					AN03	D3
86	84		P02					AN02	D2
87	85		P01					AN01	D1
88	86		P00					AN00	D0
89	87		P107	$\overline{\text{KI3}}$				AN7	
90	88		P106	$\overline{\text{KI2}}$				AN6	
91	89		P105	$\overline{\text{KI1}}$				AN5	
92	90		P104	$\overline{\text{KI0}}$				AN4	
93	91		P103					AN3	
94	92		P102					AN2	
95	93		P101					AN1	
96	94	AVSS							
97	95		P100					AN0	
98	96	VREF							
99	97	AVCC							
100	98		P97			RxD4/SCL4/STxD4		$\overline{\text{ADTRG}}$	

## NOTES:

1. Bus control pins in M32C/83T cannot be used.

**Table 1.6 Pin Description (100-Pin and 144-Pin Packages) (Continued)**

Classification	Symbol	I/O Type	Function
Main Clock Input	XIN	I	I/O pins for the main clock oscillation circuit. Connect a ceramic resonator or crystal oscillator between XIN and XOUT. To apply external clock, apply it to XIN and leave XOUT open
Main Clock Output	XOUT	O	
Sub Clock Input	XCIN	I	I/O pins for the sub clock oscillation circuit. Connect a crystal oscillator between XCIN and XCOUT. To apply external clock, apply it to XCIN and leave XCOUT open
Sub Clock Output	XCOUT	O	
Low-Pass Filter Connect Pin for PLL Frequency Synthesizer Pin	VCONT		Connects the low-pass filter to the VCONT pin when using the PLL frequency synthesizer. Connect P86 to VSS to stabilize the PLL frequency.
BCLK Output <sup>(1)</sup>	BCLK	O	Outputs BCLK signal
Clock Output	CLKOUT	O	Outputs the clock having the same frequency as f <sub>c</sub> , f <sub>8</sub> or f <sub>32</sub>
INT Interrupt Input	INT0 to INT5	I	Input pins for the INT interrupt
NMI Interrupt Input	NMI	I	Input pin for the NMI interrupt
Key Input Interrupt	KI0 to KI3	I	Input pins for the key input interrupt
Timer A	TA0OUT to TA4OUT	I/O	I/O pins for the timer A0 to A4 (TA0OUT is a pin for the N-channel open drain output.)
	TA0IN to TA4IN	I	Input pins for the timer A0 to A4
Timer B	TB0IN to TB5IN	I	Input pins for the timer B0 to B5
Three-phase Motor Control Timer Output	U, $\bar{U}$ , V, $\bar{V}$ , W, $\bar{W}$	O	Output pins for the three-phase motor control timer
Serial I/O	CTS0 to CTS4	I	Input pins for data transmission control
	RTS0 to RTS4	O	Output pins for data reception control
	CLK0 to CLK4	I/O	Inputs and outputs the transfer clock
	RxD0 to RxD4	I	Inputs serial data
	TxD0 to TxD4	O	Outputs serial data (TxD2 is a pin for the N-channel open drain output.)
I <sup>2</sup> C Mode	SDA0 to SDA4	I/O	Inputs and outputs serial data (SDA2 is a pin for the N-channel open drain output.)
	SCL0 to SCL4		Inputs and outputs the transfer clock (SCL2 is a pin for the N-channel open drain output.)

I : Input    O : Output    I/O : Input and output

NOTE:

1. Bus control pins in M32C/83T cannot be used.

#### **2.1.8.5 Register Bank Select Flag (B)**

The register bank 0 is selected when the B flag is set to "0". The register bank 1 is selected when this flag is set to "1".

#### **2.1.8.6 Overflow Flag (O)**

The O flag is set to "1" when the result of an arithmetic operation overflows; otherwise "0".

#### **2.1.8.7 Interrupt Enable Flag (I)**

The I flag enables a maskable interrupt.

An interrupt is disabled when the I flag is set to "0" and enabled when the I flag is set to "1". The I flag is set to "0" when an interrupt is acknowledged.

#### **2.1.8.8 Stack Pointer Select Flag (U)**

ISP is selected when the U flag is set to "0". USP is selected when this flag is set to "1".

The U flag is set to "0" when a hardware interrupt is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

#### **2.1.8.9 Processor Interrupt Priority Level (IPL)**

IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has greater priority than IPL, the interrupt is enabled.

#### **2.1.8.10 Reserved Space**

When writing to a reserved space, set to "0". When read, its content is indeterminate.

## **2.2 High-Speed Interrupt Registers**

Registers associated with the high-speed interrupt are as follows. Refer to **10.4 High-Speed Interrupt** for details.

- Flag save register (SVF)
- PC save register (SVP)
- Vector register (VCT)

## **2.3 DMAC-Associated Registers**

Registers associated with DMAC are as follows. Refer to **12. DMAC** for details.

- DMA mode register (DMD0, DMD1)
- DMA transfer count register (DCT0, DCT1)
- DMA transfer count reload register (DRC0, DRC1)
- DMA memory address register (DMA0, DMA1)
- DMA SFR address register (DSA0, DSA1)
- DMA memory address reload register (DRA0, DRA1)



Address	Register	Symbol	Value after RESET
0060 <sub>16</sub>			
0061 <sub>16</sub>			
0062 <sub>16</sub>			
0063 <sub>16</sub>			
0064 <sub>16</sub>			
0065 <sub>16</sub>			
0066 <sub>16</sub>			
0067 <sub>16</sub>			
0068 <sub>16</sub>	DMA0 Interrupt Control Register	DM0IC	XXXX X000 <sub>2</sub>
0069 <sub>16</sub>	Timer B5 Interrupt Control Register	TB5IC	XXXX X000 <sub>2</sub>
006A <sub>16</sub>	DMA2 Interrupt Control Register	DM2IC	XXXX X000 <sub>2</sub>
006B <sub>16</sub>	UART2 Receive /ACK Interrupt Control Register	S2RIC	XXXX X000 <sub>2</sub>
006C <sub>16</sub>	Timer A0 Interrupt Control Register	TA0IC	XXXX X000 <sub>2</sub>
006D <sub>16</sub>	UART3 Receive /ACK Interrupt Control Register	S3RIC	XXXX X000 <sub>2</sub>
006E <sub>16</sub>	Timer A2 Interrupt Control Register	TA2IC	XXXX X000 <sub>2</sub>
006F <sub>16</sub>	UART4 Receive /ACK Interrupt Control Register	S4RIC	XXXX X000 <sub>2</sub>
0070 <sub>16</sub>	Timer A4 Interrupt Control Register	TA4IC	XXXX X000 <sub>2</sub>
0071 <sub>16</sub>	UART0/UART3 Bus Conflict Detect Interrupt Control Register	BCN0IC/BCN3IC	XXXX X000 <sub>2</sub>
0072 <sub>16</sub>	UART0 Receive/ACK Interrupt Control Register	S0RIC	XXXX X000 <sub>2</sub>
0073 <sub>16</sub>	A/D0 Conversion Interrupt Control Register	AD0IC	XXXX X000 <sub>2</sub>
0074 <sub>16</sub>	UART1 Receive/ACK Interrupt Control Register	S1RIC	XXXX X000 <sub>2</sub>
0075 <sub>16</sub>	Intelligent I/O Interrupt Control Register 0	IIO0IC	XXXX X000 <sub>2</sub>
0076 <sub>16</sub>	Timer B1 Interrupt Control Register	TB1IC	XXXX X000 <sub>2</sub>
0077 <sub>16</sub>	Intelligent I/O Interrupt Control Register 2	IIO2IC	XXXX X000 <sub>2</sub>
0078 <sub>16</sub>	Timer B3 Interrupt Control Register	TB3IC	XXXX X000 <sub>2</sub>
0079 <sub>16</sub>	Intelligent I/O Interrupt Control Register 4	IIO4IC	XXXX X000 <sub>2</sub>
007A <sub>16</sub>	INT5 Interrupt Control Register	INT5IC	XX00 X000 <sub>2</sub>
007B <sub>16</sub>	Intelligent I/O Interrupt Control Register 6	IIO6IC	XXXX X000 <sub>2</sub>
007C <sub>16</sub>	INT3 Interrupt Control Register	INT3IC	XX00 X000 <sub>2</sub>
007D <sub>16</sub>	Intelligent I/O Interrupt Control Register 8	IIO8IC	XXXX X000 <sub>2</sub>
007E <sub>16</sub>	INT1 Interrupt Control Register	INT1IC	XX00 X000 <sub>2</sub>
007F <sub>16</sub>	Intelligent I/O Interrupt Control Register 10/ CAN Interrupt 1 Control Register	IIO10IC CAN1IC	XXXX X000 <sub>2</sub>
0080 <sub>16</sub>			
0081 <sub>16</sub>	Intelligent I/O Interrupt Control Register 11/ CAN Interrupt 2 Control Register	IIO11IC CAN2IC	XXXX X000 <sub>2</sub>
0082 <sub>16</sub>			
0083 <sub>16</sub>			
0084 <sub>16</sub>			
0085 <sub>16</sub>			
0086 <sub>16</sub>	A/D1 Conversion Interrupt Control Register	AD1IC	XXXX X000 <sub>2</sub>
0087 <sub>16</sub>			
0088 <sub>16</sub>	DMA1 Interrupt Control Register	DM1IC	XXXX X000 <sub>2</sub>
0089 <sub>16</sub>	UART2 Transmit /NACK Interrupt Control Register	S2TIC	XXXX X000 <sub>2</sub>
008A <sub>16</sub>	DMA3 Interrupt Control Register	DM3IC	XXXX X000 <sub>2</sub>
008B <sub>16</sub>	UART3 Transmit /NACK Interrupt Control Register	S3TIC	XXXX X000 <sub>2</sub>
008C <sub>16</sub>	Timer A1 Interrupt Control Register	TA1IC	XXXX X000 <sub>2</sub>
008D <sub>16</sub>	UART4 Transmit /NACK Interrupt Control Register	S4TIC	XXXX X000 <sub>2</sub>
008E <sub>16</sub>	Timer A3 Interrupt Control Register	TA3IC	XXXX X000 <sub>2</sub>
008F <sub>16</sub>	UART2 Bus Conflict Detect Interrupt Control Register	BCN2IC	XXXX X000 <sub>2</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
0120 <sub>16</sub> 0121 <sub>16</sub>	Group 1 Base Timer Register	G1BT	XX <sub>16</sub> XX <sub>16</sub>
0122 <sub>16</sub>	Group 1 Base Timer Control Register 0	G1BCR0	00 <sub>16</sub>
0123 <sub>16</sub>	Group 1 Base Timer Control Register 1	G1BCR1	00 <sub>16</sub>
0124 <sub>16</sub>	Group 1 Time Measurement Prescaler Register 6	G1TPR6	00 <sub>16</sub>
0125 <sub>16</sub>	Group 1 Time Measurement Prescaler Register 7	G1TPR7	00 <sub>16</sub>
0126 <sub>16</sub>	Group 1 Function Enable Register	G1FE	00 <sub>16</sub>
0127 <sub>16</sub>	Group 1 Function Select Register	G1FS	00 <sub>16</sub>
0128 <sub>16</sub> 0129 <sub>16</sub>	Group 1 SI/O Receive Buffer Register	G1RB	XXXX XXXX <sub>2</sub> XX00 XXXX <sub>2</sub>
012A <sub>16</sub> 012B <sub>16</sub>	Group 1 Transmit Buffer/Receive Data Register	G1TB/G1DR	XX <sub>16</sub>
012C <sub>16</sub>	Group 1 Receive Input Register	G1RI	XX <sub>16</sub>
012D <sub>16</sub>	Group 1 SI/O Communication Mode Register	G1MR	00 <sub>16</sub>
012E <sub>16</sub>	Group 1 Transmit Output Register	G1TO	XX <sub>16</sub>
012F <sub>16</sub>	Group 1 SI/O Communication Control Register	G1CR	0000 X000 <sub>2</sub>
0130 <sub>16</sub>	Group 1 Data Compare Register 0	G1CMP0	XX <sub>16</sub>
0131 <sub>16</sub>	Group 1 Data Compare Register 1	G1CMP1	XX <sub>16</sub>
0132 <sub>16</sub>	Group 1 Data Compare Register 2	G1CMP2	XX <sub>16</sub>
0133 <sub>16</sub>	Group 1 Data Compare Register 3	G1CMP3	XX <sub>16</sub>
0134 <sub>16</sub>	Group 1 Data Mask Register 0	G1MSK0	XX <sub>16</sub>
0135 <sub>16</sub>	Group 1 Data Mask Register 1	G1MSK1	XX <sub>16</sub>
0136 <sub>16</sub>			
0137 <sub>16</sub>			
0138 <sub>16</sub> 0139 <sub>16</sub>	Group 1 Receive CRC Code Register	G1RCRC	XX <sub>16</sub> XX <sub>16</sub>
013A <sub>16</sub> 013B <sub>16</sub>	Group 1 Transmit CRC Code Register	G1TCRC	00 <sub>16</sub> 00 <sub>16</sub>
013C <sub>16</sub>	Group 1 SI/O Extended Mode Register	G1EMR	00 <sub>16</sub>
013D <sub>16</sub>	Group 1 SI/O Extended Receive Control Register	G1ERC	00 <sub>16</sub>
013E <sub>16</sub>	Group 1 SI/O Special Communication Interrupt Detect Register	G1IRF	0000 00XX <sub>2</sub>
013F <sub>16</sub>	Group 1 SI/O Extended Transmit Control Register	G1ETC	0000 0XXX <sub>2</sub>
0140 <sub>16</sub> 0141 <sub>16</sub>	Group 2 Waveform Generating Register 0	G2PO0	XX <sub>16</sub> XX <sub>16</sub>
0142 <sub>16</sub> 0143 <sub>16</sub>	Group 2 Waveform Generating Register 1	G2PO1	XX <sub>16</sub> XX <sub>16</sub>
0144 <sub>16</sub> 0145 <sub>16</sub>	Group 2 Waveform Generating Register 2	G2PO2	XX <sub>16</sub> XX <sub>16</sub>
0146 <sub>16</sub> 0147 <sub>16</sub>	Group 2 Waveform Generating Register 3	G2PO3	XX <sub>16</sub> XX <sub>16</sub>
0148 <sub>16</sub> 0149 <sub>16</sub>	Group 2 Waveform Generating Register 4	G2PO4	XX <sub>16</sub> XX <sub>16</sub>
014A <sub>16</sub> 014B <sub>16</sub>	Group 2 Waveform Generating Register 5	G2PO5	XX <sub>16</sub> XX <sub>16</sub>
014C <sub>16</sub> 014D <sub>16</sub>	Group 2 Waveform Generating Register 6	G2PO6	XX <sub>16</sub> XX <sub>16</sub>
014E <sub>16</sub> 014F <sub>16</sub>	Group 2 Waveform Generating Register 7	G2PO7	XX <sub>16</sub> XX <sub>16</sub>

X: Indeterminate

Blank spaces are reserved. No access is allowed.

Address	Register	Symbol	Value after RESET
0210 <sub>16</sub> 0211 <sub>16</sub>	CAN0 Slot Interrupt Mask Register	C0SIMKR	00 <sub>16</sub> <sup>(2)</sup> 00 <sub>16</sub> <sup>(2)</sup>
0212 <sub>16</sub>			
0213 <sub>16</sub>			
0214 <sub>16</sub>	CAN0 Error Interrupt Mask Register	C0EIMKR	XXXX X000 <sub>2</sub> <sup>(2)</sup>
0215 <sub>16</sub>	CAN0 Error Interrupt Status Register	C0EISTR	XXXX X000 <sub>2</sub> <sup>(2)</sup>
0216 <sub>16</sub>			
0217 <sub>16</sub>	CAN0 Baud Rate Prescaler	C0BRP	0000 0001 <sub>2</sub> <sup>(2)</sup>
0218 <sub>16</sub>			
0219 <sub>16</sub>			
021A <sub>16</sub>			
021B <sub>16</sub>			
021C <sub>16</sub>			
021D <sub>16</sub>			
021E <sub>16</sub>			
021F <sub>16</sub>			
0220 <sub>16</sub>			
0221 <sub>16</sub>			
0222 <sub>16</sub>			
0223 <sub>16</sub>			
0224 <sub>16</sub>			
0225 <sub>16</sub>			
0226 <sub>16</sub>			
0227 <sub>16</sub>			
0228 <sub>16</sub>	CAN0 Global Mask Register Standard ID0	C0GMR0	XXX0 0000 <sub>2</sub> <sup>(2)</sup>
0229 <sub>16</sub>	CAN0 Global Mask Register Standard ID1	C0GMR1	XX00 0000 <sub>2</sub> <sup>(2)</sup>
022A <sub>16</sub>	CAN0 Global Mask Register Extended ID0	C0GMR2	XXXX 0000 <sub>2</sub> <sup>(2)</sup>
022B <sub>16</sub>	CAN0 Global Mask Register Extended ID1	C0GMR3	00 <sub>16</sub> <sup>(2)</sup>
022C <sub>16</sub>	CAN0 Global Mask Register Extended ID2	C0GMR4	XX00 0000 <sub>2</sub> <sup>(2)</sup>
022D <sub>16</sub>			
022E <sub>16</sub>			
022F <sub>16</sub>			
0230 <sub>16</sub>	CAN0 Message Slot 0 Control Register / CAN0 Local Mask Register A Standard ID0	C0MCTL0/ C0LMAR0	0000 0000 <sub>2</sub> <sup>(2)</sup> XXX0 0000 <sub>2</sub> <sup>(2)</sup>
0231 <sub>16</sub>	CAN0 Message Slot 1 Control Register / CAN0 Local Mask Register A Standard ID1	C0MCTL1/ C0LMAR1	0000 0000 <sub>2</sub> <sup>(2)</sup> XX00 0000 <sub>2</sub> <sup>(2)</sup>
0232 <sub>16</sub>	CAN0 Message Slot 2 Control Register / CAN0 Local Mask Register A Extended ID0	C0MCTL2/ C0LMAR2	0000 0000 <sub>2</sub> <sup>(2)</sup> XXXX 0000 <sub>2</sub> <sup>(2)</sup>
0233 <sub>16</sub>	CAN0 Message Slot 3 Control Register / CAN0 Local Mask Register A Extended ID1	C0MCTL3/ C0LMAR3	00 <sub>16</sub> <sup>(2)</sup> 00 <sub>16</sub> <sup>(2)</sup>
0234 <sub>16</sub>	CAN0 Message Slot 4 Control Register / CAN0 Local Mask Register A Extended ID2	C0MCTL4/ C0LMAR4	0000 0000 <sub>2</sub> <sup>(2)</sup> XX00 0000 <sub>2</sub> <sup>(2)</sup>
0235 <sub>16</sub>	CAN0 Message Slot 5 Control Register	C0MCTL5	00 <sub>16</sub> <sup>(2)</sup>
0236 <sub>16</sub>	CAN0 Message Slot 6 Control Register	C0MCTL6	00 <sub>16</sub> <sup>(2)</sup>
0237 <sub>16</sub>	CAN0 Message Slot 7 Control Register	C0MCTL7	00 <sub>16</sub> <sup>(2)</sup>
0238 <sub>16</sub>	CAN0 Message Slot 8 Control Register / CAN0 Local Mask Register B Standard ID0	C0MCTL8/ C0LMBR0	0000 0000 <sub>2</sub> <sup>(2)</sup> XXX0 0000 <sub>2</sub> <sup>(2)</sup>

(Note 1)

X: Indeterminate

Blank spaces are reserved. No access is allowed.

## NOTES:

1. The BANKSEL bit in the C0CTLR1 register switches functions for addresses 0220<sub>16</sub> to 023F<sub>16</sub>.
2. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) and supplying a clock to the CAN module after reset.

Address	Register	Symbol	Value after RESET
0239 <sub>16</sub>	CAN0 Message Slot 9 Control Register / CAN0 Local Mask Register B Standard ID1	C0MCTL9/ C0LMBR1	0000 0000 <sub>2</sub> <sup>(2)</sup> XX00 0000 <sub>2</sub> <sup>(2)</sup>
023A <sub>16</sub>	CAN0 Message Slot 10 Control Register / CAN0 Local Mask Register B Extended ID0	C0MCTL10/ C0LMBR2	0000 0000 <sub>2</sub> <sup>(2)</sup> XXXX 0000 <sub>2</sub> <sup>(2)</sup>
023B <sub>16</sub>	CAN0 Message Slot 11 Control Register / CAN0 Local Mask Register B Extended ID1	C0MCTL11/ C0LMBR3	00 <sub>16</sub> <sup>(2)</sup> 00 <sub>16</sub> <sup>(2)</sup>
023C <sub>16</sub>	CAN0 Message Slot 12 Control Register / CAN0 Local Mask Register B Extended ID2	C0MCTL12/ C0LMBR4	0000 0000 <sub>2</sub> <sup>(2)</sup> XX00 0000 <sub>2</sub> <sup>(2)</sup>
023D <sub>16</sub>	CAN0 Message Slot 13 Control Register	C0MCTL13	00 <sub>16</sub> <sup>(2)</sup>
023E <sub>16</sub>	CAN0 Message Slot 14 Control Register	C0MCTL14	00 <sub>16</sub> <sup>(2)</sup>
023F <sub>16</sub>	CAN0 Message Slot 15 Control Register	C0MCTL15	00 <sub>16</sub> <sup>(2)</sup>
0240 <sub>16</sub>	CAN0 Slot Buffer Select Register	C0SBS	00 <sub>16</sub> <sup>(2)</sup>
0241 <sub>16</sub>	CAN0 Control Register 1	C0CTRL1	XX00 00XX <sub>2</sub> <sup>(2)</sup>
0242 <sub>16</sub>	CAN0 Sleep Control Register	C0SLPR	XXXX XXX0 <sub>2</sub>
0243 <sub>16</sub>			
0244 <sub>16</sub>	CAN0 Acceptance Filter Support Register	C0AFS	00 <sub>16</sub> <sup>(2)</sup>
0245 <sub>16</sub>			01 <sub>16</sub> <sup>(2)</sup>
0246 <sub>16</sub>			
0247 <sub>16</sub>			
0248 <sub>16</sub>			
0249 <sub>16</sub>			
024A <sub>16</sub>			
024B <sub>16</sub>			
024C <sub>16</sub>			
024D <sub>16</sub>			
024E <sub>16</sub>			
024F <sub>16</sub>			
0250 <sub>16</sub>			
0251 <sub>16</sub>			
0252 <sub>16</sub>			
0253 <sub>16</sub>			
0254 <sub>16</sub>			
0255 <sub>16</sub>			
0256 <sub>16</sub>			
0257 <sub>16</sub>			
0258 <sub>16</sub>			
0259 <sub>16</sub>			
025A <sub>16</sub>			
025B <sub>16</sub>			
025C <sub>16</sub>			
025D <sub>16</sub>			
025E <sub>16</sub>			
025F <sub>16</sub>			
0260 <sub>16</sub>			
0261 <sub>16</sub> to 02BF <sub>16</sub>			

↑  
(Note 1)  
↓

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

1. The BANKSEL bit in the C0CTRL1 register switches functions for addresses 0220<sub>16</sub> to 023F<sub>16</sub>.
2. Values are obtained by setting the SLEEP bit in the C0SLPR register to "1" (sleep mode exited) and supplying a clock to the CAN module after reset.



<100-pin package>

Address	Register	Symbol	Value after RESET	
03A0 <sub>16</sub>				(Note 2)
03A1 <sub>16</sub>				
03A2 <sub>16</sub>				
03A3 <sub>16</sub>				
03A4 <sub>16</sub>				
03A5 <sub>16</sub>				
03A6 <sub>16</sub>				
03A7 <sub>16</sub>				
03A8 <sub>16</sub>				
03A9 <sub>16</sub>				
03AA <sub>16</sub>				
03AB <sub>16</sub>				
03AC <sub>16</sub>				
03AD <sub>16</sub>				
03AE <sub>16</sub>				
03AF <sub>16</sub>	Function Select Register C	PSC	0X00 0000 <sub>2</sub>	
03B0 <sub>16</sub>	Function Select Register A0	PS0	00 <sub>16</sub>	
03B1 <sub>16</sub>	Function Select Register A1	PS1	00 <sub>16</sub>	
03B2 <sub>16</sub>	Function Select Register B0	PSL0	00 <sub>16</sub>	
03B3 <sub>16</sub>	Function Select Register B1	PSL1	00 <sub>16</sub>	
03B4 <sub>16</sub>	Function Select Register A2	PS2	00X0 0000 <sub>2</sub>	
03B5 <sub>16</sub>	Function Select Register A3	PS3	00 <sub>16</sub>	
03B6 <sub>16</sub>	Function Select Register B2	PSL2	00X0 0000 <sub>2</sub>	
03B7 <sub>16</sub>	Function Select Register B3	PSL3	00 <sub>16</sub>	
03B8 <sub>16</sub>				
03B9 <sub>16</sub>				(Note 2)
03BA <sub>16</sub>				
03BB <sub>16</sub>				
03BC <sub>16</sub>				(Note 2)
03BD <sub>16</sub>				
03BE <sub>16</sub>				
03BF <sub>16</sub>				
03C0 <sub>16</sub>	Port P6 Register	P6	XX <sub>16</sub>	
03C1 <sub>16</sub>	Port P7 Register	P7	XX <sub>16</sub>	
03C2 <sub>16</sub>	Port P6 Direction Register	PD6	00 <sub>16</sub>	
03C3 <sub>16</sub>	Port P7 Direction Register	PD7	00 <sub>16</sub>	
03C4 <sub>16</sub>	Port P8 Register	P8	XX <sub>16</sub>	
03C5 <sub>16</sub>	Port P9 Register	P9	XX <sub>16</sub>	
03C6 <sub>16</sub>	Port P8 Direction Register	PD8	00X0 0000 <sub>2</sub>	
03C7 <sub>16</sub>	Port P9 Direction Register	PD9	00 <sub>16</sub>	
03C8 <sub>16</sub>	Port P10 Register	P10	XX <sub>16</sub>	
03C9 <sub>16</sub>				(Note 2)
03CA <sub>16</sub>	Port P10 Direction Register	PD10	00 <sub>16</sub>	
03CB <sub>16</sub>				(Note 1)
03CC <sub>16</sub>				(Note 2)
03CD <sub>16</sub>				
03CE <sub>16</sub>				(Note 1)
03CF <sub>16</sub>				

X: Indeterminate

Blank spaces are reserved. No access is allowed.

NOTES:

-  Set address spaces 03CB<sub>16</sub>, 03CE<sub>16</sub> and 03CF<sub>16</sub> to "FF<sub>16</sub>" in the 100-pin package.
-  Address spaces 03A0<sub>16</sub>, 03A1<sub>16</sub>, 03B9<sub>16</sub>, 03BC<sub>16</sub>, 03BD<sub>16</sub>, 03C9<sub>16</sub>, 03CC<sub>16</sub> and 03CD<sub>16</sub> are not provided in the 100-pin package.

## 5. Electrical Characteristics

### 5.1 Electrical Characteristics (M32C/83)

**Table 5.1 Absolute Maximum Ratings**

Symbol	Parameter	Condition	Value	Unit
V <sub>CC</sub>	Supply Voltage	V <sub>CC</sub> =AV <sub>CC</sub>	-0.3 to 6.0	V
AV <sub>CC</sub>	Analog Supply Voltage	V <sub>CC</sub> =AV <sub>CC</sub>	-0.3 to 6.0	V
V <sub>I</sub>	Input Voltage	RESET, CNV <sub>SS</sub> , BYTE, P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>2</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup> , V <sub>REF</sub> , X <sub>IN</sub>	-0.3 to V <sub>CC</sub> +0.3	V
		P7 <sub>0</sub> , P7 <sub>1</sub>	-0.3 to 6.0	V
V <sub>O</sub>	Output Voltage	P0 <sub>0</sub> -P0 <sub>7</sub> , P1 <sub>0</sub> -P1 <sub>7</sub> , P2 <sub>0</sub> -P2 <sub>7</sub> , P3 <sub>0</sub> -P3 <sub>7</sub> , P4 <sub>0</sub> -P4 <sub>7</sub> , P5 <sub>0</sub> -P5 <sub>7</sub> , P6 <sub>0</sub> -P6 <sub>7</sub> , P7 <sub>2</sub> -P7 <sub>7</sub> , P8 <sub>0</sub> -P8 <sub>4</sub> , P8 <sub>6</sub> , P8 <sub>7</sub> , P9 <sub>0</sub> -P9 <sub>7</sub> , P10 <sub>0</sub> -P10 <sub>7</sub> , P11 <sub>0</sub> -P11 <sub>4</sub> , P12 <sub>0</sub> -P12 <sub>7</sub> , P13 <sub>0</sub> -P13 <sub>7</sub> , P14 <sub>0</sub> -P14 <sub>6</sub> , P15 <sub>0</sub> -P15 <sub>7</sub> <sup>(1)</sup> , X <sub>OUT</sub>	-0.3 to V <sub>CC</sub> +0.3	V
P <sub>d</sub>	Power Dissipation	T <sub>opr</sub> =25° C	500	mW
T <sub>opr</sub>	Operating Ambient Temperature		-20 to 85	° C
T <sub>stg</sub>	Storage Temperature		-65 to 150	° C

**NOTES:**

- P11 to P15 are provided in the 144-pin package.

**Table 5.2 Recommended Operating Conditions (V<sub>CC</sub> = 3.0V to 5.5V at Topr = – 20 to 85°C)**

Symbol	Parameter		Standard			Unit
			Min	Typ	Max	
V <sub>CC</sub>	Supply Voltage (Through VDC)		3.0	5.0	5.5	V
	Supply Voltage (Not through VDC)		3.0	3.3	3.6	V
AV <sub>CC</sub>	Analog Supply Voltage			V <sub>CC</sub>		V
V <sub>SS</sub>	Supply Voltage			0		V
AV <sub>SS</sub>	Analog Supply Voltage			0		V
V <sub>IH</sub>	Input High ("H") Voltage	P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P87 <sup>(3)</sup> , P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup> , X <sub>IN</sub> , $\overline{\text{RESET}}$ , CNV <sub>SS</sub> , BYTE	0.8V <sub>CC</sub>		V <sub>CC</sub>	V
		P70, P71	0.8V <sub>CC</sub>		6.0	
		P00-P07, P10-P17 (in single-chip mode)	0.8V <sub>CC</sub>		V <sub>CC</sub>	V
		P00-P07, P10-P17 (in memory expansion mode and microprocessor mode)	0.5V <sub>CC</sub>		V <sub>CC</sub>	V
V <sub>IL</sub>	Input Low ("L") Voltage	P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P87 <sup>(3)</sup> , P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup> , X <sub>IN</sub> , $\overline{\text{RESET}}$ , CNV <sub>SS</sub> , BYTE	0		0.2V <sub>CC</sub>	V
		P00-P07, P10-P17 (in single-chip mode)	0		0.2V <sub>CC</sub>	V
		P00-P07, P10-P17 (in memory expansion mode and microprocessor mode)	0		0.16V <sub>CC</sub>	V
I <sub>OH(peak)</sub>	Peak Output High ("H") Current <sup>(2)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup>			-10.0	mA
I <sub>OH(avg)</sub>	Average Output High ("H") Current <sup>(1)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P72-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup>			-5.0	mA
I <sub>OL(peak)</sub>	Peak Output Low ("L") Current <sup>(2)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup>			10.0	mA
I <sub>OL(avg)</sub>	Average Output Low ("L") Current <sup>(1)</sup>	P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67, P70-P77, P80-P84, P86, P87, P90-P97, P100-P107, P110-P114, P120-P127, P130-P137, P140-P146, P150-P157 <sup>(4)</sup>			5.0	mA
f(X <sub>IN</sub> )	Main Clock Input Frequency	Through VDC	V <sub>CC</sub> =4.2 to 5.5V	0	32	MHz
			V <sub>CC</sub> =3.0 to 4.3V	0	20	MHz
		Not through VDC	V <sub>CC</sub> =3.0 to 3.6	0	20	MHz
f(X <sub>CIN</sub> )	Sub Clock Oscillation Frequency			32.768	50	kHz

## NOTES:

1. Typical values when average output current is 100ms.
2. Total I<sub>OL(peak)</sub> for P0, P1, P2, P86, P87, P9, P10, P11, P14 and P15 must be 80mA or less.  
Total I<sub>OH(peak)</sub> for P0, P1, P2, P86, P87, P9, P10, P11, P14 and P15 must be -80mA or less.  
Total I<sub>OL(peak)</sub> for P3, P4, P5, P6, P7, P80 to P84, P12 and P13 must be 80mA or less.  
Total I<sub>OH(peak)</sub> for P3, P4, P5, P6, P72 to P77, P80 to P84, P12 and P13 must be -80mA or less.
3. V<sub>IH</sub> and V<sub>IL</sub> reference for P87 applies when P87 is used as a programmable input port.  
It does not apply to P87 used as X<sub>CIN</sub>.
4. P11 to P15 are provided in the 144-pin package only.




Figure 5.2 V<sub>CC</sub>=5V Timing Diagram (1)






Figure 5.5 V<sub>CC</sub>=5V Timing Diagram (4)

**Table 5.25 A/D Conversion Characteristics (V<sub>CC</sub> = AV<sub>CC</sub> = V<sub>REF</sub> = 3.0 to 3.6V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V  
at Topr = -20 to 85°C, f(X<sub>IN</sub>) = 20MHz unless otherwise specified)**

Symbol	Parameter		Measurement Condition	Standard			Unit
				Min	Typ	Max	
-	Resolution		V <sub>REF</sub> =V <sub>CC</sub>			10	Bits
INL	Integral Nonlinearity Error	No S&H function (8-bit)	V <sub>CC</sub> =V <sub>REF</sub> =3.3V			±2	LSB
DNL	Differential Nonlinearity Error	No S&H function (8-bit)				±1	LSB
-	Offset Error	No S&H function (8-bit)				±2	LSB
-	Gain Error	No S&H function (8-bit)				±2	LSB
R <sub>LADDER</sub>	Resistor Ladder		V <sub>REF</sub> =V <sub>CC</sub>	8		40	kΩ
t <sub>CONV</sub>	8-bit Conversion Time			4.9			μs
V <sub>REF</sub>	Reference Voltage			3.0		V <sub>CC</sub>	V
V <sub>IA</sub>	Analog Input Voltage			0		V <sub>REF</sub>	V

S&amp;H: Sample and hold

## NOTES:

1. Divide f(X<sub>IN</sub>), if exceeding 10 MHz, to keep φ<sub>AD</sub> frequency at 10 MHz or less.

**Table 5.26 D/A Conversion Characteristics (V<sub>CC</sub> = V<sub>REF</sub> = 3.0 to 3.6V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V  
at Topr = -20 to 85°C, f(X<sub>IN</sub>) = 20MHz unless otherwise specified)**

Symbol	Parameter	Measurement Condition	Standard			Unit
			Min	Typ	Max	
-	Resolution				8	Bits
-	Absolute Accuracy				1.0	%
t <sub>SU</sub>	Setup Time				3	μs
R <sub>O</sub>	Output Resistance		4	10	20	kΩ
I <sub>VREF</sub>	Reference Power Supply Input Current	(Note 1)			1.0	mA

## NOTES:

1. Measurement results when using one D/A converter. The DA<sub>i</sub> register (i=0, 1) of the D/A converter not being used is set to "00<sub>16</sub>". The resistor ladder in the A/D converter is excluded.  
I<sub>VREF</sub> flows even if the VCUT bit in the ADiCON1 register is set to "0" (no V<sub>REF</sub> connection).

**Table 5.27 Flash Memory Version Electrical Characteristics**

Parameter	Standard			Unit
	Min	Typ	Max	
Program Time (per page)		8	120	ms
Block Erase Time (per block)		50	600	ms

## NOTES:

1. V<sub>CC</sub>= 4.2 to 5.5V (through VDC), 3.0 to 3.6V (not through VDC) at Topr= 0 to 60° C, unless otherwise specified

**Timing Requirements****(VCC = 3.0 to 3.6V, VSS = 0V at Topr = -20 to 85°C unless otherwise specified)****Table 5.30 Timer A Input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TA)	TAiIn Input Cycle Time	100		ns
tw(TAH)	TAiIn Input High ("H") Pulse Width	40		ns
tw(TAL)	TAiIn Input Low ("L") Pulse Width	40		ns

**Table 5.31 Timer A Input (Gate Input in Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TA)	TAiIn Input Cycle Time	400		ns
tw(TAH)	TAiIn Input High ("H") Pulse Width	200		ns
tw(TAL)	TAiIn Input Low ("L") Pulse Width	200		ns

**Table 5.32 Timer A Input (External Trigger Input in One-Shot Timer Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TA)	TAiIn Input Cycle Time	200		ns
tw(TAH)	TAiIn Input High ("H") Pulse Width	100		ns
tw(TAL)	TAiIn Input Low ("L") Pulse Width	100		ns

**Table 5.33 Timer A Input (External Trigger Input in Pulse Width Modulation Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tw(TAH)	TAiIn Input High ("H") Pulse Width	100		ns
tw(TAL)	TAiIn Input Low ("L") Pulse Width	100		ns

**Table 5.34 Timer A Input (Counter Increment/decrement Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(UP)	TAiOUT Input Cycle Time	2000		ns
tw(UPH)	TAiOUT Input High ("H") Pulse Width	1000		ns
tw(UPL)	TAiOUT Input Low ("L") Pulse Width	1000		ns
tsu(UP-TIN)	TAiOUT Input Setup Time	400		ns
th(TIN-UP)	TAiOUT Input Hold Time	400		ns

**Timing Requirements****(V<sub>CC</sub> = 3.0 to 3.6V, V<sub>SS</sub> = 0V at Topr = -20 to 85°C unless otherwise specified)****Table 5.35 Timer B input (Count Source Input in Event Counter Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>C(TB)</sub>	TB <sub>IN</sub> Input Cycle Time (counted on one edge)	100		ns
t <sub>w(TBH)</sub>	TB <sub>IN</sub> Input High ("H") Pulse Width (counted on one edge)	40		ns
t <sub>w(TBL)</sub>	TB <sub>IN</sub> Input Low ("L") Pulse Width (counted on one edge)	40		ns
t <sub>C(TB)</sub>	TB <sub>IN</sub> Input Cycle Time (counted on both edges)	200		ns
t <sub>w(TBH)</sub>	TB <sub>IN</sub> Input High ("H") Pulse Width (counted on both edges)	80		ns
t <sub>w(TBL)</sub>	TB <sub>IN</sub> Input Low ("L") Pulse Width (counted on both edges)	80		ns

**Table 5.36 Timer B input (Pulse Period Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>C(TB)</sub>	TB <sub>IN</sub> Input Cycle Time	400		ns
t <sub>w(TBH)</sub>	TB <sub>IN</sub> Input High ("H") Pulse Width	200		ns
t <sub>w(TBL)</sub>	TB <sub>IN</sub> Input Low ("L") Pulse Width	200		ns

**Table 5.37 Timer B input (Pulse Width Measurement Mode)**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>C(TB)</sub>	TB <sub>IN</sub> Input Cycle Time	400		ns
t <sub>w(TBH)</sub>	TB <sub>IN</sub> Input High ("H") Pulse Width	200		ns
t <sub>w(TBL)</sub>	TB <sub>IN</sub> Input Low ("L") Pulse Width	200		ns

**Table 5.38 A/D Trigger Input**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>C(AD)</sub>	AD <sub>TRG</sub> Input High ("H") Pulse Width (required for re-trigger)	1000		ns
t <sub>w(ADL)</sub>	AD <sub>TRG</sub> Input Low ("L") Pulse Width	125		ns

**Table 5.39 Serial I/O**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>C(CLK)</sub>	CLK <sub>I</sub> Input Cycle Time	200		ns
t <sub>w(CLKH)</sub>	CLK <sub>I</sub> Input High ("H") Pulse Width	100		ns
t <sub>w(CLKL)</sub>	CLK <sub>I</sub> Input Low ("L") Pulse Width	100		ns
t <sub>d(C-Q)</sub>	TxD <sub>I</sub> Output Delay Time		80	ns
t <sub>h(C-Q)</sub>	TxD <sub>I</sub> Hold Time	0		ns
t <sub>SU(D-Q)</sub>	RxD <sub>I</sub> Input Set Up Time	30		ns
t <sub>h(C-Q)</sub>	RxD <sub>I</sub> Input Hold Time	90		ns

**Table 5.40 External Interrupt INT<sub>I</sub> input**

Symbol	Parameter	Standard		Unit
		Min	Max	
t <sub>w(INH)</sub>	INT <sub>I</sub> Input High ("H") Pulse Width	250		ns
t <sub>w(INL)</sub>	INT <sub>I</sub> Input Low ("L") Pulse Width	250		ns

**Keep safety first in your circuit designs!**

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.  
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

**Notes regarding these materials**

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
  2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
  3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors.  
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
  5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
  6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
  8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
- 



**RENESAS SALES OFFICES**

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

**Renesas Technology America, Inc.**

450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

**Renesas Technology Europe Limited**

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

**Renesas Technology (Shanghai) Co., Ltd.**

Unit 205, AZIA Center, No.133 Yincheng Rd (n), Pudong District, Shanghai 200120, China  
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

**Renesas Technology Hong Kong Ltd.**

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2730-6071

**Renesas Technology Taiwan Co., Ltd.**

10th Floor, No.99, Fushing North Road, Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

**Renesas Technology Singapore Pte. Ltd.**

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001

**Renesas Technology Korea Co., Ltd.**

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea  
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

**Renesas Technology Malaysia Sdn. Bhd**

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: <603> 7955-9390, Fax: <603> 7955-9510