

Welcome to **E-XFL.COM** 

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	HC08
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	LVD, POR, PWM
Number of I/O	5
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 6x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.209", 5.30mm Width)
Supplier Device Package	8-SO
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc908qt4acdwer



# Chapter 11 Oscillator (OSC) Module

11.1	Introduction	93
11.2	Features	. 93
11.3	Functional Description	. 93
11.3.1	Internal Signal Definitions	
11.3.1.		
11.3.1.		
11.3.1.	3 RC Oscillator Clock (RCCLK)	. 95
11.3.1.	4 Internal Oscillator Clock (INTCLK)	. 95
11.3.1.	5 Bus Clock Times 4 (BUSCLKX4)	. 95
11.3.1.		
11.3.2	Internal Oscillator	
11.3.2.	3 · · · · · · · · · · · · · · · · · · ·	
11.3.2.	3	
11.3.2.	$oldsymbol{arphi}$	
11.3.3	External Oscillator	
11.3.4	XTAL Oscillator	
11.3.5	RC Oscillator	
11.4	Interrupts	. 98
11.5	Low-Power Modes	. 98
11.5.1	Wait Mode	
11.5.2	Stop Mode	. 98
11.6	OSC During Break Interrupts	. 99
11.7	I/O Signals	. 99
11.7.1	Oscillator Input Pin (OSC1)	. 99
11.7.2	Oscillator Output Pin (OSC2)	. 99
11.8	Registers	100
11.8.1	Oscillator Status and Control Register	100
11.8.2	Oscillator Trim Register (OSCTRIM)	101
	Observation 40	
	Chapter 12	
	Input/Output Ports (PORTS)	
12.1	Introduction	
12.2	Unused Pin Termination	103
12.3	Port A	103
12.3.1	Port A Data Register	104
12.3.2	Data Direction Register A	
12.3.3	Port A Input Pullup Enable Register	
12.3.4	Port A Summary Table	
12.4	Port B	
12.4.1	Port B Data Register	106
12.4.2	Data Direction Register B	
12.4.3	Port B Input Pullup Enable Register	
12.4.4	Port B Summary Table	108



Output Compare	126
Unbuffered Output Compare	127
Buffered Output Compare	128
Pulse Width Modulation (PWM)	128
Unbuffered PWM Signal Generation	129
·	
·	
I During Break Interrupts	131
Signals	132
TIM Channel I/O Pins (TCH1:TCH0)	132
TIM Clock Pin (TCLK)	132
nisters	132
This charmer registers	107
Chapter 15	
Development Support	
Development Support	130
oduction	
oduction	139
oduction	139 139
oduction	139 139 141
oduction  ak Module (BRK)  Functional Description  Flag Protection During Break Interrupts  TIM During Break Interrupts	139 139 141 141
oduction ak Module (BRK) Functional Description Flag Protection During Break Interrupts TIM During Break Interrupts COP During Break Interrupts	139 139 141 141 141
oduction ak Module (BRK) Functional Description Flag Protection During Break Interrupts TIM During Break Interrupts COP During Break Interrupts Break Module Registers	139 139 141 141 141
ak Module (BRK) Functional Description Flag Protection During Break Interrupts TIM During Break Interrupts COP During Break Interrupts Break Module Registers Break Status and Control Register	139 139 141 141 141 142
ak Module (BRK) Functional Description Flag Protection During Break Interrupts TIM During Break Interrupts COP During Break Interrupts Break Module Registers Break Status and Control Register Break Address Registers	139 141 141 141 141 142
ak Module (BRK) Functional Description Flag Protection During Break Interrupts TIM During Break Interrupts COP During Break Interrupts Break Module Registers Break Status and Control Register Break Address Registers Break Auxiliary Register	139 139 141 141 141 142 143
ak Module (BRK) Functional Description Flag Protection During Break Interrupts TIM During Break Interrupts COP During Break Interrupts Break Module Registers Break Status and Control Register Break Address Registers Break Auxiliary Register Break Status Register	139 141 141 141 142 142 143
ak Module (BRK) Functional Description Flag Protection During Break Interrupts TIM During Break Interrupts COP During Break Interrupts Break Module Registers Break Status and Control Register Break Address Registers Break Auxiliary Register Break Status Register Break Status Register Break Flag Control Register	139 141 141 141 141 142 143 143
ak Module (BRK) Functional Description Flag Protection During Break Interrupts TIM During Break Interrupts COP During Break Interrupts Break Module Registers Break Status and Control Register Break Address Registers Break Auxiliary Register Break Status Register	139 141 141 141 141 142 143 143
ak Module (BRK) Functional Description Flag Protection During Break Interrupts TIM During Break Interrupts COP During Break Interrupts Break Module Registers Break Status and Control Register Break Address Registers Break Auxiliary Register Break Status Register Break Status Register Break Flag Control Register	139 141 141 141 142 143 143 143
ak Module (BRK) Functional Description Flag Protection During Break Interrupts TIM During Break Interrupts COP During Break Interrupts Break Module Registers Break Status and Control Register Break Address Registers Break Auxiliary Register Break Status Register Break Status Register Break Flag Control Register Low-Power Modes	139 141 141 141 142 143 143 144
ak Module (BRK) Functional Description Flag Protection During Break Interrupts TIM During Break Interrupts COP During Break Interrupts Break Module Registers Break Status and Control Register Break Address Registers Break Auxiliary Register Break Status Register Break Flag Control Register Low-Power Modes nitor Module (MON)	139 139 141 141 141 142 143 143 144 144
ak Module (BRK) Functional Description Flag Protection During Break Interrupts TIM During Break Interrupts COP During Break Interrupts Break Module Registers Break Status and Control Register Break Address Registers Break Auxiliary Register Break Status Register Break Flag Control Register Low-Power Modes nitor Module (MON) Functional Description	139 141 141 141 141 142 143 143 144 144 144
oduction ak Module (BRK) Functional Description Flag Protection During Break Interrupts TIM During Break Interrupts COP During Break Interrupts Break Module Registers Break Status and Control Register Break Address Registers Break Auxiliary Register Break Status Register Break Flag Control Register Break Flag Control Register Low-Power Modes nitor Module (MON) Functional Description Normal Monitor Mode	139 141 141 141 141 142 143 143 144 144 148
ak Module (BRK) Functional Description Flag Protection During Break Interrupts TIM During Break Interrupts COP During Break Interrupts Break Module Registers. Break Status and Control Register Break Address Registers Break Auxiliary Register Break Status Register Break Status Register Break Flag Control Register Low-Power Modes nitor Module (MON) Functional Description Normal Monitor Mode Forced Monitor Mode	139 139 141 141 141 142 143 143 144 144 148 148
ak Module (BRK) Functional Description Flag Protection During Break Interrupts TIM During Break Interrupts COP During Break Interrupts Break Module Registers Break Status and Control Register Break Address Registers Break Auxiliary Register Break Status Register Break Status Register Break Flag Control Register Low-Power Modes nitor Module (MON) Functional Description Normal Monitor Mode Forced Monitor Mode Monitor Vectors	139 139 141 141 141 142 143 143 144 144 148 148 150
oduction ak Module (BRK) Functional Description Flag Protection During Break Interrupts TIM During Break Interrupts COP During Break Interrupts Break Module Registers Break Status and Control Register Break Address Registers Break Auxiliary Register Break Status Register Break Status Register Break Flag Control Register Low-Power Modes nitor Module (MON) Functional Description Normal Monitor Mode Forced Monitor Mode Monitor Vectors Data Format	139 141 141 141 141 142 143 143 144 144 148 1148 1150
oduction ak Module (BRK) Functional Description Flag Protection During Break Interrupts TIM During Break Interrupts COP During Break Interrupts Break Module Registers Break Status and Control Register Break Address Registers Break Auxiliary Register Break Flag Control Register Break Flag Control Register Low-Power Modes nitor Module (MON) Functional Description Normal Monitor Mode Forced Monitor Mode Monitor Vectors Data Format Break Signal	139 139 141 141 141 142 143 144 144 148 148 150 150
	Unbuffered Output Compare Buffered Output Compare Pulse Width Modulation (PWM) Unbuffered PWM Signal Generation Buffered PWM Signal Generation PWM Initialization errupts errupts V-Power Modes Wait Mode Stop Mode I During Break Interrupts. Signals TIM Channel I/O Pins (TCH1:TCH0) TIM Clock Pin (TCLK) gisters TIM Status and Control Register TIM Counter Registers TIM Counter Registers TIM Counter Modulo Registers TIM Channel Status and Control Registers TIM Channel Status and Control Registers TIM Channel Registers



# **Chapter 1 General Description**

## 1.1 Introduction

The MC68HC908QY4A is a member of the low-cost, high-performance M68HC08 Family of 8-bit microcontroller units (MCUs). All MCUs in the family use the enhanced M68HC08 central processor unit (CPU08) and are available with a variety of modules, memory sizes and types, and package types.

**FLASH** Pin Device ADC **Memory Size** Count 1536 bytes MC68HC908QT1A 8 pins MC68HC908QT2A 1536 bytes 6 channel, 10 bit 8 pins MC68HC908QT4A 6 channel, 10 bit 4096 bytes 8 pins MC68HC908QY1A 1536 bytes 16 pins MC68HC908QY2A 1536 bytes 6 channel, 10 bit 16 pins MC68HC908QY4A 4096 bytes 6 channel, 10 bit 16 pins

**Table 1-1. Summary of Device Variations** 

## 1.2 Features

#### Features include:

- High-performance M68HC08 CPU core
- Fully upward-compatible object code with M68HC05 Family
- 5-V and 3-V operating voltages (V<sub>DD</sub>)
- 8-MHz internal bus operation at 5 V, 4-MHz at 3 V
- Trimmable internal oscillator
  - Software selectable 1 MHz, 2 MHz, or 3.2 MHz internal bus operation
  - 8-bit trim capability
  - ±25% untrimmed
  - Trimmable to approximately 0.4%<sup>(1)</sup>
- Software selectable crystal oscillator range, 32–100 kHz, 1–8 MHz and 8–32 MHz
- Software configurable input clock from either internal or external source
- Auto wakeup from STOP capability using dedicated internal 32-kHz RC or bus clock source
- On-chip in-application programmable FLASH memory
  - Internal program/erase voltage generation
  - Monitor ROM containing user callable program/erase routines
  - FLASH security<sup>(2)</sup>

<sup>1.</sup> See 16.11 Oscillator Characteristics for internal oscillator specifications

<sup>2.</sup> No security feature is absolutely secure. However, Freescale's strategy is to make reading or copying the FLASH difficult for unauthorized users.



# 2.6 FLASH Memory (FLASH)

The FLASH memory is intended primarily for program storage. In-circuit programming allows the operating program to be loaded into the FLASH memory after final assembly of the application product. It is possible to program the entire array through the single-wire monitor mode interface. Because no special voltages are needed for FLASH erase and programming operations, in-application programming is also possible through other software-controlled communication paths.

This subsection describes the operation of the embedded FLASH memory. The FLASH memory can be read, programmed, and erased from the internal  $V_{DD}$  supply. The program and erase operations are enabled through the use of an internal charge pump.

The minimum size of FLASH memory that can be erased is 64 bytes; and the maximum size of FLASH memory that can be programmed in a program cycle is 32 bytes (a row). Program and erase operations are facilitated through control bits in the FLASH control register (FLCR). Details for these operations appear later in this section.

#### NOTE

An erased bit reads as a 1 and a programmed bit reads as a 0. A security feature prevents viewing of the FLASH contents.<sup>(1)</sup>

# 2.6.1 FLASH Control Register

The FLASH control register (FLCR) controls FLASH program and erase operations.




Figure 2-3. FLASH Control Register (FLCR)

#### **HVEN** — High Voltage Enable Bit

This read/write bit enables high voltage from the charge pump to the memory for either program or erase operation. It can only be set if either PGM =1 or ERASE =1 and the proper sequence for program or erase is followed.

- 1 = High voltage enabled to array and charge pump on
- 0 = High voltage disabled to array and charge pump off

#### MASS — Mass Erase Control Bit

This read/write bit configures the memory for mass erase operation.

- 1 = Mass erase operation selected
- 0 = Mass erase operation unselected

MC68HC908QYA/QTA Family Data Sheet, Rev. 3

<sup>1.</sup> No security feature is absolutely secure. However, Freescale's strategy is to make reading or copying the FLASH difficult for unauthorized users.



# Central Processor Unit (CPU)

# Table 7-1. Instruction Set Summary (Sheet 3 of 6)

Source	Operation Description				Effect on CCR					Opcode		les
Form	оролино			Н	I	Ν	Z	С	Add	Opc	Ope	Cycles
CLR opr CLRA CLRX CLRH CLR opr,X CLR ,X CLR opr,SP	Clear	$\begin{array}{l} M \leftarrow \$00 \\ A \leftarrow \$00 \\ X \leftarrow \$00 \\ X \leftarrow \$00 \\ H \leftarrow \$00 \\ M \leftarrow \$00 \\ M \leftarrow \$00 \\ M \leftarrow \$00 \\ M \leftarrow \$00 \end{array}$	0	_	ı	0	1	_	DIR INH INH INH IX1 IX SP1	3F 4F 5F 8C 6F 7F 9E6F	dd ff ff	3 1 1 3 2 4
CMP #opr CMP opr CMP opr, CMP opr,X CMP opr,X CMP,X CMP opr,SP CMP opr,SP	Compare A with M	(A) – (M)	ţ	_		<b>‡</b>	‡	1	IMM DIR EXT IX2 IX1 IX SP1 SP2	A1 B1 C1 D1 E1 F1 9EE1 9ED1	ii dd hh II ee ff ff ee ff	2 3 4 4 3 2 4 5
COM opr COMA COMX COM opr,X COM ,X COM opr,SP	Complement (One's Complement)	$\begin{array}{l} M \leftarrow (\overline{M}) = SFF - (M) \\ A \leftarrow (\overline{A}) = SFF - (M) \\ X \leftarrow (\overline{X}) = SFF - (M) \\ M \leftarrow (\overline{M}) = SFF - (M) \end{array}$	0	_	- 1	1	‡	1	DIR INH INH IX1 IX SP1	33 43 53 63 73 9E63	dd ff ff	4 1 1 4 3 5
CPHX #opr CPHX opr	Compare H:X with M	(H:X) - (M:M + 1)	ţ	-	_	‡	‡	‡	IMM DIR	65 75	ii ii+1 dd	3
CPX #opr CPX opr CPX opr CPX ,X CPX opr,X CPX opr,X CPX opr,SP CPX opr,SP	Compare X with M	(X) – (M)	1	_	_	‡	1	Į.	IMM DIR EXT IX2 IX1 IX SP1 SP2	A3 B3 C3 D3 E3 F3 9EE3 9ED3		2 3 4 4 3 2 4 5
DAA	Decimal Adjust A	(A) <sub>10</sub>	U	-	-	1	1	1	INH	72		2
DBNZ opr,rel DBNZA rel DBNZX rel DBNZ opr,X,rel DBNZ X,rel DBNZ opr,SP,rel	Decrement and Branch if Not Zero	$\begin{array}{l} A \leftarrow (A)-1 \text{ or } M \leftarrow (M)-1 \text{ or } X \leftarrow (X)-1 \\ PC \leftarrow (PC)+3+\mathit{rel}? \text{ (result)} \neq 0 \\ PC \leftarrow (PC)+2+\mathit{rel}? \text{ (result)} \neq 0 \\ PC \leftarrow (PC)+2+\mathit{rel}? \text{ (result)} \neq 0 \\ PC \leftarrow (PC)+3+\mathit{rel}? \text{ (result)} \neq 0 \\ PC \leftarrow (PC)+3+\mathit{rel}? \text{ (result)} \neq 0 \\ PC \leftarrow (PC)+2+\mathit{rel}? \text{ (result)} \neq 0 \\ PC \leftarrow (PC)+4+\mathit{rel}? \text{ (result)} \neq 0 \end{array}$	_	_	ı	-	ı	_	DIR INH INH IX1 IX SP1	3B 4B 5B 6B 7B 9E6B	dd rr rr rr ff rr rr ff rr	533546
DEC opr DECA DECX DEC opr,X DEC ,X DEC opr,SP	Decrement	$\begin{array}{l} M \leftarrow (M) - 1 \\ A \leftarrow (A) - 1 \\ X \leftarrow (X) - 1 \\ M \leftarrow (M) - 1 \\ M \leftarrow (M) - 1 \\ M \leftarrow (M) - 1 \end{array}$	Į.	_	-	<b>1</b>	1	_	DIR INH INH IX1 IX SP1	3A 4A 5A 6A 7A 9E6A	dd ff ff	4 1 1 4 3 5
DIV	Divide	$A \leftarrow (H:A)/(X)$ $H \leftarrow Remainder$	_	-	-	-	‡	‡	INH	52		7
EOR #opr EOR opr EOR opr, EOR opr,X EOR opr,X EOR,X EOR opr,SP EOR opr,SP	Exclusive OR M with A	$A \leftarrow (A \oplus M)$	0	_	ı	‡	‡	_	IMM DIR EXT IX2 IX1 IX SP1 SP2	A8 B8 C8 D8 E8 F8 9EE8 9ED8	ii dd hh II ee ff ff ee ff	2 3 4 4 3 2 4 5
INC opr INCA INCX INC opr,X INC ,X INC opr,SP	Increment	$M \leftarrow (M) + 1$ $A \leftarrow (A) + 1$ $X \leftarrow (X) + 1$ $M \leftarrow (M) + 1$ $M \leftarrow (M) + 1$ $M \leftarrow (M) + 1$	Î	_	-	1	‡	_	DIR INH INH IX1 IX SP1	3C 4C 5C 6C 7C 9E6C	dd ff ff	4 1 1 4 3 5

81



# 8.8 Registers

The IRQ status and control register (INTSCR) controls and monitors operation of the IRQ module. The INTSCR:

- Shows the state of the IRQ flag
- Clears the IRQ latch
- Masks the IRQ interrupt request
- Controls triggering sensitivity of the IRQ interrupt pin




Figure 8-3. IRQ Status and Control Register (INTSCR)

# IRQF — IRQ Flag Bit

This read-only status bit is set when the IRQ interrupt is pending.

- $1 = \overline{IRQ}$  interrupt pending
- $0 = \overline{IRQ}$  interrupt not pending

# ACK — IRQ Interrupt Request Acknowledge Bit

Writing a 1 to this write-only bit clears the IRQ latch. ACK always reads 0.

## IMASK — IRQ Interrupt Mask Bit

Writing a 1 to this read/write bit disables the IRQ interrupt request.

- 1 = IRQ interrupt request disabled
- 0 = IRQ interrupt request enabled

#### MODE — IRQ Edge/Level Select Bit

This read/write bit controls the triggering sensitivity of the IRQ pin.

- $1 = \overline{IRQ}$  interrupt request on falling edges and low levels
- $0 = \overline{IRQ}$  interrupt request on falling edges only



**Keyboard Interrupt Module (KBI)** 

# 9.8.2 Keyboard Interrupt Enable Register (KBIER)

KBIER enables or disables each keyboard interrupt pin.




Figure 9-4. Keyboard Interrupt Enable Register (KBIER)

## KBIE5-KBIE0 — Keyboard Interrupt Enable Bits

Each of these read/write bits enables the corresponding keyboard interrupt pin to latch KBI interrupt requests.

- 1 = KBIx pin enabled as keyboard interrupt pin
- 0 = KBIx pin not enabled as keyboard interrupt pin

#### NOTE

AWUIE bit is not used in conjunction with the keyboard interrupt feature. To see a description of this bit, see Chapter 4 Auto Wakeup Module (AWU).

## 9.8.3 Keyboard Interrupt Polarity Register (KBIPR)

KBIPR determines the polarity of the enabled keyboard interrupt pin and enables the appropriate pullup or pulldown device.




Figure 9-5. Keyboard Interrupt Polarity Register (KBIPR)

#### KBIP5-KBIP0 — Keyboard Interrupt Polarity Bits

Each of these read/write bits enables the polarity of the keyboard interrupt detection.

- 1 = Keyboard polarity is high level and/or rising edge
- 0 = Keyboard polarity is low level and/or falling edge



# 10.4 LVI Interrupts

The LVI module does not generate interrupt requests.

## 10.5 Low-Power Modes

The STOP and WAIT instructions put the MCU in low power-consumption standby modes.

#### 10.5.1 Wait Mode

If enabled, the LVI module remains active in wait mode. If enabled to generate resets, the LVI module can generate a reset and bring the MCU out of wait mode.

# 10.5.2 Stop Mode

If the LVIPWRD bit in the configuration register is cleared and the LVISTOP bit in the configuration register is set, the LVI module remains active. If enabled to generate resets, the LVI module can generate a reset and bring the MCU out of stop mode.

# 10.6 Registers

The LVI status register (LVISR) contains a status bit that is useful when the LVI is enabled and LVI reset is disabled.




Figure 10-2. LVI Status Register (LVISR)

# LVIOUT — LVI Output Bit

This read-only flag becomes set when the  $V_{DD}$  voltage falls below the  $V_{TRIPF}$  trip voltage and is cleared when  $V_{DD}$  voltage rises above  $V_{TRIPB}$ . (See Table 10-1).

Table 10-1, LVIOUT Bit Indication

V <sub>DD</sub>	LVIOUT
V <sub>DD</sub> > V <sub>TRIPR</sub>	0
V <sub>DD</sub> < V <sub>TRIPF</sub>	1
V <sub>TRIPF</sub> < V <sub>DD</sub> < V <sub>TRIPR</sub>	Previous value



Oscillator (OSC) Module

#### 11.3.5 RC Oscillator

The RC oscillator circuit is designed for use with an external resistor ( $R_{EXT}$ ) to provide a clock source with a tolerance within 25% of the expected frequency. See Figure 11-3.

The capacitor (C) for the RC oscillator is internal to the MCU. The  $R_{EXT}$  value must have a tolerance of 1% or less to minimize its effect on the frequency.

In this configuration, the OSC2 pin can be used as general-purpose input/output (I/O) port pins or other alternative pin function. The OSC2EN bit can be set to enable the OSC2 output function on the pin. Enabling the OSC2 output can affect the external RC oscillator frequency, f<sub>BCCLK</sub>.




Figure 11-3. RC Oscillator External Connections

# 11.4 Interrupts

There are no interrupts associated with the OSC module.

#### 11.5 Low-Power Modes

The WAIT and STOP instructions put the MCU in low power-consumption standby modes.

#### **11.5.1 Wait Mode**

The OSC module remains active in wait mode.

# 11.5.2 Stop Mode

The OSC module can be configured to remain active in stop mode by setting OSCENINSTOP located in a configuration register.

MC68HC908QYA/QTA Family Data Sheet, Rev. 3



## ECFS1:ECFS0 — External Crystal Frequency Select Bits

These read/write bits enable the specific amplifier for the crystal frequency range. Refer to oscillator characteristics table in the Electricals section for information on maximum external clock frequency versus supply voltage.

ECFS1	ECFS0	External Crystal Frequency
0	0	8 MHz – 32 MHz
0	1	1 MHz – 8 MHz
1	0	32 kHz – 100 kHz
1	1	Reserved

#### ECGON — External Clock Generator On Bit

This read/write bit enables the OSC1 pin as the clock input to the MCU, so that the switching process can be initiated. This bit is cleared by reset. This bit is ignored in monitor mode with the internal oscillator bypassed.

- 1 = External clock enabled
- 0 = External clock disabled

#### **ECGST** — External Clock Status Bit

This read-only bit indicates whether an external clock source is engaged to drive the system clock.

- 1 = An external clock source engaged
- 0 = An external clock source disengaged

# 11.8.2 Oscillator Trim Register (OSCTRIM)



Figure 11-5. Oscillator Trim Register (OSCTRIM)

## TRIM7-TRIM0 — Internal Oscillator Trim Factor Bits

These read/write bits change the internal capacitance used by the internal oscillator. By measuring the period of the internal clock and adjusting this factor accordingly, the frequency of the internal clock can be fine tuned. Increasing (decreasing) this factor by one increases (decreases) the period by approximately 0.2% of the untrimmed oscillator period. The oscillator period is based on the oscillator frequency selected by the ICFS bits in OSCSC.

Applications using the internal oscillator should copy the internal oscillator trim value at location \$FFC0 or \$FFC1 into this register to trim the clock source.



## **System Integration Module (SIM)**




Figure 13-7. Interrupt Processing



**Timer Interface Module (TIM)** 

# 14.7 I/O Signals

The TIM module can share its pins with the general-purpose I/O pins. See Figure 14-1 for the port pins that are shared.

## 14.7.1 TIM Channel I/O Pins (TCH1:TCH0)

Each channel I/O pin is programmable independently as an input capture pin or an output compare pin. TCH0 can be configured as buffered output compare or buffered PWM pin.

# 14.7.2 TIM Clock Pin (TCLK)

TCLK is an external clock input that can be the clock source for the counter instead of the prescaled internal bus clock. Select the TCLK input by writing 1s to the three prescaler select bits, PS[2:0]. 14.8.1 TIM Status and Control Register The minimum TCLK pulse width is specified in the Timer Interface Module Characteristics table in the Electricals section. The maximum TCLK frequency is the least of 4 MHz or bus frequency ÷ 2.

# 14.8 Registers

The following registers control and monitor operation of the TIM:

- TIM status and control register (TSC)
- TIM control registers (TCNTH:TCNTL)
- TIM counter modulo registers (TMODH:TMODL)
- TIM channel status and control registers (TSC0 and TSC1)
- TIM channel registers (TCH0H:TCH0L and TCH1H:TCH1L)

## 14.8.1 TIM Status and Control Register

The TIM status and control register (TSC) does the following:

- Enables TIM overflow interrupts
- Flags TIM overflows
- · Stops the counter
- · Resets the counter
- Prescales the counter clock




Figure 14-4. TIM Status and Control Register (TSC)

#### **TOF** — TIM Overflow Flag Bit

This read/write flag is set when the counter reaches the modulo value programmed in the TIM counter modulo registers. Clear TOF by reading the TSC register when TOF is set and then writing a 0 to TOF.

MC68HC908QYA/QTA Family Data Sheet, Rev. 3



The break interrupt timing is:

- When a break address is placed at the address of the instruction opcode, the instruction is not executed until after completion of the break interrupt routine.
- When a break address is placed at an address of an instruction operand, the instruction is executed before the break interrupt.
- When software writes a 1 to the BRKA bit, the break interrupt occurs just before the next instruction is executed.

By updating a break address and clearing the BRKA bit in a break interrupt routine, a break interrupt can be generated continuously.

#### **CAUTION**

A break address should be placed at the address of the instruction opcode. When software does not change the break address and clears the BRKA bit in the first break interrupt routine, the next break interrupt will not be generated after exiting the interrupt routine even when the internal address bus matches the value written in the break address registers.

## 15.2.1.1 Flag Protection During Break Interrupts

The system integration module (SIM) controls whether or not module status bits can be cleared during the break state. The BCFE bit in the break flag control register (BFCR) enables software to clear status bits during the break state. See 13.8.2 Break Flag Control Register and the **Break Interrupts** subsection for each module.

#### 15.2.1.2 TIM During Break Interrupts

A break interrupt stops the timer counter.

#### 15.2.1.3 COP During Break Interrupts

The COP is disabled during a break interrupt with monitor mode when BDCOP bit is set in break auxiliary register (BRKAR).

#### 15.2.2 Break Module Registers

These registers control and monitor operation of the break module:

- Break status and control register (BRKSCR)
- Break address register high (BRKH)
- Break address register low (BRKL)
- Break status register (BSR)
- Break flag control register (BFCR)



#### **Development Support**

#### 15.2.2.1 Break Status and Control Register

The break status and control register (BRKSCR) contains break module enable and status bits.




Figure 15-3. Break Status and Control Register (BRKSCR)

#### **BRKE** — Break Enable Bit

This read/write bit enables breaks on break address register matches. Clear BRKE by writing a 0 to bit 7. Reset clears the BRKE bit.

- 1 = Breaks enabled on 16-bit address match
- 0 = Breaks disabled

#### **BRKA** — Break Active Bit

This read/write status and control bit is set when a break address match occurs. Writing a 1 to BRKA generates a break interrupt. Clear BRKA by writing a 0 to it before exiting the break routine. Reset clears the BRKA bit.

- 1 = Break address match
- 0 = No break address match

#### 15.2.2.2 Break Address Registers

The break address registers (BRKH and BRKL) contain the high and low bytes of the desired breakpoint address. Reset clears the break address registers.




Figure 15-4. Break Address Register High (BRKH)




Figure 15-5. Break Address Register Low (BRKL)



## 15.2.2.3 Break Auxiliary Register

The break auxiliary register (BRKAR) contains a bit that enables software to disable the COP while the MCU is in a state of break interrupt with monitor mode.




Figure 15-6. Break Auxiliary Register (BRKAR)

#### **BDCOP** — Break Disable COP Bit

This read/write bit disables the COP during a break interrupt. Reset clears the BDCOP bit.

- 1 = COP disabled during break interrupt
- 0 = COP enabled during break interrupt

## 15.2.2.4 Break Status Register

The break status register (BSR) contains a flag to indicate that a break caused an exit from wait mode. This register is only used in emulation mode.




Figure 15-7. Break Status Register (BSR)

#### SBSW — SIM Break Stop/Wait

SBSW can be read within the break state SWI routine. The user can modify the return address on the stack by subtracting one from it.

- 1 = Wait mode was exited by break interrupt
- 0 = Wait mode was not exited by break interrupt

#### 15.2.2.5 Break Flag Control Register

The break control register (BFCR) contains a bit that enables software to clear status bits while the MCU is in a break state.




Figure 15-8. Break Flag Control Register (BFCR)



Table 15-7. READSP (Read Stack Pointer) Command

Description	Reads stack pointer						
Operand	None						
Data Returned	Data Returned Returns incremented stack pointer value (SP + 1) in high-byte:low-byte order						
Opcode	Opcode \$0C						
	Command Sequence						
	READSP READSP SP LOW RETURN						

Table 15-8. RUN (Run User Program) Command

Description	Executes PULH and RTI instructions					
Operand	None					
Data Returned	None					
Opcode	\$28					
	Command Sequence					
	FROM HOST  V RUN  ECHO					

The MCU executes the SWI and PSHH instructions when it enters monitor mode. The RUN command tells the MCU to execute the PULH and RTI instructions. Before sending the RUN command, the host can modify the stacked CPU registers to prepare to run the host program. The READSP command returns the incremented stack pointer value, SP + 1. The high and low bytes of the program counter are at addresses SP + 5 and SP + 6.




Figure 15-17. Stack Pointer at Monitor Mode Entry

MC68HC908QYA/QTA Family Data Sheet, Rev. 3



# 16.5 5-V DC Electrical Characteristics

Characteristic <sup>(1)</sup>	Symbol	Min	Typ <sup>(2)</sup>	Max	Unit
Output high voltage  I <sub>Load</sub> = -2.0 mA, all I/O pins  I <sub>Load</sub> = -10.0 mA, all I/O pins  I <sub>Load</sub> = -15.0 mA, PTA0, PTA1, PTA3-PTA5 only	V <sub>OH</sub>	V <sub>DD</sub> -0.4 V <sub>DD</sub> -1.5 V <sub>DD</sub> -0.8	_ _ _	_ _ _	V
Maximum combined I <sub>OH</sub> (all I/O pins)	Гонт	_	_	50	mA
Output low voltage  I <sub>Load</sub> = 1.6 mA, all I/O pins  I <sub>Load</sub> = 10.0 mA, all I/O pins  I <sub>Load</sub> = 15.0 mA, PTA0, PTA1, PTA3–PTA5 only	V <sub>OL</sub>	_ _ _	_ _ _	0.4 1.5 0.8	V
Maximum combined I <sub>OL</sub> (all I/O pins)	I <sub>OHL</sub>	_	_	50	mA
Input high voltage PTA0-PTA5, PTB0-PTB7	V <sub>IH</sub>	0.7 x V <sub>DD</sub>	_	V <sub>DD</sub>	V
Input low voltage PTA0-PTA5, PTB0-PTB7	V <sub>IL</sub>	V <sub>SS</sub>	_	0.3 x V <sub>DD</sub>	V
Input hysteresis <sup>(3)</sup>	V <sub>HYS</sub>	0.06 x V <sub>DD</sub>	_	_	V
DC injection current, all ports <sup>(4)</sup>	I <sub>INJ</sub>	-2	_	+2	mA
Total dc current injection (sum of all I/O) <sup>(4)</sup>	I <sub>INJTOT</sub>	-25	_	+25	mA
Ports Hi-Z leakage current	I <sub>IL</sub>	-1	±0.1	+1	μА
Capacitance Ports (as input) <sup>(3)</sup>	C <sub>IN</sub>	_	_	8	pF
POR rearm voltage	V <sub>POR</sub>	750	_	_	mV
POR rise time ramp rate <sup>(3)(5)</sup>	R <sub>POR</sub>	0.035	_	_	V/ms
Monitor mode entry voltage (3)	V <sub>TST</sub>	V <sub>DD + 2.5</sub>	_	9.1	V
Pullup resistors <sup>(6)</sup> PTA0–PTA5, PTB0–PTB7	R <sub>PU</sub>	16	26	36	kΩ
Pulldown resistors <sup>(7)</sup> PTA0–PTA5	R <sub>PD</sub>	16	26	36	kΩ
Low-voltage inhibit reset, trip falling voltage	V <sub>TRIPF</sub>	3.90	4.20	4.50	V
Low-voltage inhibit reset, trip rising voltage	V <sub>TRIPR</sub>	4.00	4.30	4.60	V
Low-voltage inhibit reset/recover hysteresis	V <sub>HYS</sub>		100	_	mV

- 1.  $V_{DD}$  = 4.5 to 5.5 Vdc,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ , unless otherwise noted. 2. Typical values reflect average measurements at midpoint of voltage range, 25•C only.
- 3. Values are based on characterization results, not tested in production.
- Guaranteed by design, not tested in production.
   If minimum V<sub>DD</sub> is not reached before the internal POR reset is released, the LVI will hold the part in reset until minimum V<sub>DD</sub> is reached.
   R<sub>PU</sub> is measured at V<sub>DD</sub> = 5.0 V.
   R<sub>PD</sub> is measured at V<sub>DD</sub> = 5.0 V, Pulldown resistors only available when KBIx is enabled with KBIxPOL =1.



#### **Electrical Specifications**

# 16.10 3-V Control Timing

Characteristic <sup>(1)</sup>	Symbol	Min	Max	Unit
Internal operating frequency	f <sub>OP</sub> (f <sub>Bus</sub> )	_	4	MHz
Internal clock period (1/f <sub>OP</sub> )	t <sub>cyc</sub>	250	_	ns
RST input pulse width low <sup>(2)</sup>	t <sub>RL</sub>	200	_	ns
IRQ interrupt pulse width low (edge-triggered) <sup>(2)</sup>	t <sub>ILIH</sub>	200	_	ns
ĪRQ interrupt pulse period <sup>(2)</sup>	t <sub>ILIL</sub>	Note <sup>(3)</sup>	_	t <sub>cyc</sub>

- 1.  $V_{DD}$  = 2.7 to 3.3 Vdc,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ ; timing shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless otherwise noted.
- 2. Values are based on characterization results, not tested in production.
- 3. The minimum period is the number of cycles it takes to execute the interrupt service routine plus 1  $t_{cyc}$ .




Figure 16-6. RST and IRQ Timing

162 Freescale Semiconductor

MC68HC908QYA/QTA Family Data Sheet, Rev. 3



# 16.14 Timer Interface Module Characteristics

Characteristic	Symbol	Min	Max	Unit
Timer input capture pulse width <sup>(1)</sup>	t <sub>TH,</sub> t <sub>TL</sub>	2	_	t <sub>cyc</sub>
Timer input capture period	t <sub>TLTL</sub>	Note <sup>(2)</sup>	_	t <sub>cyc</sub>
Timer input clock pulse width <sup>(1)</sup>	t <sub>TCL</sub> , t <sub>TCH</sub>	t <sub>cyc</sub> + 5	_	ns

- 1. Values are based on characterization results, not tested in production.
- 2. The minimum period is the number of cycles it takes to execute the interrupt service routine plus 1  $t_{cyc}$ .




Figure 16-11. Timer Input Timing



# **Ordering Information and Mechanical Specifications**

Case 1452 page 2 of 4