

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	H8/300H
Core Size	8-Bit
Speed	10MHz
Connectivity	SCI
Peripherals	LCD, LVD, POR, PWM, WDT
Number of I/O	50
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/df38524wv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.1.2 Overview of Specifications

Table 1.1 lists the functions of H8/38524 Group products in outline.

# Table 1.1 Overview of Functions

Classification	Module/ Function	Des	scription
Memory	ROM	•	ROM lineup: Flash memory version and mask Rom version
		•	ROM capacity: 8 K, 12 K, 16 K, 24 K, and 32 Kbytes
	RAM	•	RAM capacity: 512 and 1024 bytes
CPU	CPU	•	H8/300H CPU (CISC type)
			Upward compatibility for H8/300 CPU at object level
		•	Sixteen 16-bit general registers
		•	Eight addressing modes
		•	64-Kbyte address space
			Program: 64 Kbytes available
			Data: 64 Kbytes available
		•	62 basic instructions, classifiable as bit arithmetic and logic instructions, multiply and divide instructions, bit manipulation instructions, and others
		•	Minimum instruction execution time: 400 ns (for an ADD instruction while system clock $\phi$ = 5 MHz and V <sub>cc</sub> = 2.7 to 3.6 V)
		•	On-chip multiplier ( $16 \times 16 \rightarrow 32$ bits)
	Operating mode	•	Normal mode
	MCU	Мо	de: Single-chip mode
	operating mode	•	Low power consumption state (transition driven by the SLEEP instruction)
Interrupt (source)	Interrupt controller	•	Thirteen external interrupt pins (IRQAEC, $\overline{IRQ4}$ , $\overline{IRQ3}$ , $\overline{IRQ1}$ , $\overline{IRQ0}$ , $\overline{WKP7}$ to $\overline{WKP0}$ )
	(INTC)	•	Nine internal interrupt sources
		•	Independent vector addresses



Figure 2.5 General Register Data Formats (2)



No	Addressing Mode and Instruction Format	Effective Address Calculation	Effective Address (EA)
5	Absolute address @aa:8 op abs		23 8 7 0 H'FFFF
	@aa:16 op abs		23 16 15 0 Sign extension
	@aa:24 opabs		23 0
6	Immediate #xx:8/#xx:16/#xx:32 op IMM		Operand is immediate data.
7	Program-counter relative @(d:8,PC)/@(d:16,PC) op disp	23 0 PC contents 23 0 Sign disp	23 0
8	Memory indirect @@aa:8	23 8 7 0 H'0000 abs 15 0 Memory contents	23 16 15 0 H'00

# Table 2.12 Effective Address Calculation (2)

[Legend]

r, rm,rn : Register field

op : Operation field

disp : Displacement

IMM : Immediate data

abs : Absolute address





Figure 2.12 State Transitions

# 2.8 Usage Notes

#### 2.8.1 Notes on Data Access to Empty Areas

The address space of this LSI includes empty areas in addition to the ROM, RAM, and on-chip I/O registers areas available to the user. When data is transferred from CPU to empty areas, the transferred data will be lost. This action may also cause the CPU to malfunction. When data is transferred from an empty area to CPU, the contents of the data cannot be guaranteed.

# 2.8.2 EEPMOV Instruction

EEPMOV is a block-transfer instruction and transfers the byte size of data indicated by R4L, which starts from the address indicated by R5, to the address indicated by R6. Set R4L and R6 so that the end address of the destination address (value of R6 + R4L) does not exceed H'FFFF (the value of R6 must not change from H'FFFF to H'0000 during execution).



# Bit 4—IRQ<sub>4</sub> Edge Select (IEG4)

Bit 4 selects the input sensing of the  $\overline{IRQ}_4$  pin and  $\overline{ADTRG}$  pin.

Bit 4 IEG4	Description	
0	Falling edge of $\overline{\text{IRQ}}_{_{\!\!4}}$ and $\overline{\text{ADTRG}}$ pin input is detected	(initial value)
1	Rising edge of $\overline{IRQ}_4$ and $\overline{ADTRG}$ pin input is detected	

#### Bit 3—IRQ<sub>3</sub> Edge Select (IEG3)

Bit 3 selects the input sensing of the  $\overline{IRQ}_3$  pin and TMIF pin.

Bit 3 IEG3	Description	
0	Falling edge of $\overline{\text{IRQ}}_{_{\!\scriptscriptstyle 3}}$ and TMIF pin input is detected	(initial value)
1	Rising edge of $\overline{\text{IRQ}}_{\scriptscriptstyle 3}$ and TMIF pin input is detected	

#### Bit 2—Reserved

Bit 2 is reserved: it can only be written with 0.

#### Bit 1—IRQ, Edge Select (IEG1)

Bit 1 selects the input sensing of the  $\overline{IRQ}_1$  pin and TMIC pin.

Bit 1 IEG1	Description	
0	Falling edge of $\overline{\text{IRQ}}_{_1}$ and TMIC pin input is detected	(initial value)
1	Rising edge of $\overline{IRQ}_1$ and TMIC pin input is detected	

# Bit 0—IRQ<sub>0</sub> Edge Select (IEG0)

Bit 0 selects the input sensing of pin  $\overline{IRQ}_0$ .

Bit 0 IEG0	Description	
0	Falling edge of $\overline{IRQ}_{_0}$ pin input is detected	(initial value)
1	Rising edge of $\overline{IRQ}_0$ pin input is detected	

# 8.2 Port 1

#### 8.2.1 Overview

Port 1 is a 3-bit I/O port. Figure 8.1 shows its pin configuration.





#### 8.2.2 Register Configuration and Description

Table 8.2 shows the port 1 register configuration.

# Table 8.2 Port 1 Registers

Name	Abbr.	R/W	Initial Value	Address
Port data register 1	PDR1	R/W	—	H'FFD4
Port control register 1	PCR1	W	—	H'FFE4
Port pull-up control register 1	PUCR1	R/W	_	H'FFE0
Port mode register 1	PMR1	R/W	_	H'FFC8
Port mode register 2	PMR2	R/W	H'D8	H'FFC9

# Bit 3—P1<sub>3</sub>/TMIG Pin Function Switch (TMIG)

This bit selects whether pin P1<sub>3</sub>/TMIG is used as P1<sub>3</sub> or as TMIG.

Bit 3 TMIG	Description	
0	Functions as $P1_{3}$ I/O pin	(initial value)
1	Functions as TMIG input pin	

#### Bits 2 and 0—Reserved

These bits are reserved; they can only be written with 0.

#### Bit 1—Reserved

This bit is reserved; it is always read as 1 and cannot be modified.

## (5) Port Mode Register 2 (PMR2)

Bit	7	6	5	4	3	2	1	0
	—	_	POF1			WDCKS	NCS	IRQ0
Initial value	1	1	0	1	1	0	0	0
Read/Write	_	_	R/W	_	_	R/W	R/W	R/W

PMR2 is an 8-bit read/write register. It controls whether the PMOS transistor internal to P3<sub>5</sub> is on or off, the selection of the watchdog timer clock, the selection of TMIG noise cancellation, and switching of the P4<sub>3</sub>/ $\overline{IRQ_0}$  pin functions.

Upon reset, PMR2 is initialized to H'D8.

This section only deals with the bits related to timer G and the watchdog timer. For the functions of the bits, see the descriptions of port 3 (POF1) and port 4 (IRQ0).



Section 8 I/O Ports

# 8.3 Port 3

#### 8.3.1 Overview

Port 3 is an 8-bit I/O port, configured as shown in figure 8.2.





# 8.3.2 Register Configuration and Description

Table 8.5 shows the port 3 register configuration.

#### Table 8.5Port 3 Registers

Name	Abbr.	R/W	Initial Value	Address
Port data register 3	PDR3	R/W	H'00	H'FFD6
Port control register 3	PCR3	W	H'00	H'FFE6
Port pull-up control register 3	PUCR3	R/W	H'00	H'FFE1
Port mode register 2	PMR2	R/W	H'D8	H'FFC9
Port mode register 3	PMR3	R/W	—	H'FFCA

#### 8.5.3 Pin Functions

Table 8.12 shows the port 5 pin functions.

# Table 8.12Port 5 Pin Functions

Pin	Pin Functions and Selection Method						
P5 <sub>7</sub> /WKP <sub>7</sub> / SEG <sub>8</sub> to P5 <sub>2</sub> /WKP <sub>2</sub> /	The pin function depends on bits WKP, to WKP, in PMR5, bits PCR5, to PCR5, in PCR5, and bits SGS3 to SGS0 in LPCR.						
SEG,	$P5_7$ to $P5_4$	(n = 7 to 4					
	SGS3 to SGS0	Other than 00 0	0010, 0011, 0100, 0101, 0110, 0111, 1000, 1001				
	WKP <sub>n</sub>	(	)	1	*		
	PCR5 <sub>n</sub>	0	1	*	*		
	Pin function	P5 <sub>n</sub> input pin	P5 <sub>n</sub> output pin	WKPn input pin	SEGn+1 output pin		
	$P5_3 \text{ to } P5_0$ (m= 3 to 0)						
	SGS3 to SGS0	Other than 00 0	, 0100, 0101, 0	0001, 0010, 0011, 0100, 0101, 0110, 0111, 1000			
	WKP <sub>m</sub>	(	0 1				
	PCR5 <sub>m</sub>	0	1	*	*		
	Pin function	P5 <sub>m</sub> input pin	P5 <sub>m</sub> output pin	WKPm output	SEGm+1		

RENESAS

\*: Don't care

output pin

pin

#### (1) Port Data Register 7 (PDR7)

Bit	7	6	5	4	3	2	1	0
	P77	P76	P75	P74	P73	P72	P7 <sub>1</sub>	P70
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W						

PDR7 is an 8-bit register that stores data for port 7 pins  $P7_7$  to  $P7_0$ . If port 7 is read while PCR7 bits are set to 1, the values stored in PDR7 are read, regardless of the actual pin states. If port 7 is read while PCR7 bits are cleared to 0, the pin states are read.

Upon reset, PDR7 is initialized to H'00.

#### (2) Port Control Register 7 (PCR7)

Bit	7	6	5	4	3	2	1	0
	PCR77	PCR7 <sub>6</sub>	PCR75	PCR7 <sub>4</sub>	PCR7 <sub>3</sub>	PCR7 <sub>2</sub>	PCR71	PCR70
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

PCR7 is an 8-bit register for controlling whether each of the port 7 pins  $P7_7$  to  $P7_0$  functions as an input pin or output pin. Setting a PCR7 bit to 1 makes the corresponding pin an output pin, while clearing the bit to 0 makes the pin an input pin. PCR7 and PDR7 settings are valid when the corresponding pins are designated for general-purpose input/output by bits SGS3 to SGS0 in LPCR.

Upon reset, PCR7 is initialized to H'00.

PCR7 is a write-only register, which is always read as all 1s.

#### 8.9.3 Pin Functions

Table 8.24 shows the port 9 pin functions.

#### Table 8.24Port 9 Pin Functions

#### Pin

#### Pin Functions and Selection Method

# P9<sub>3</sub>/V<sub>ref</sub>\*

VREFSEL	0	1
Pin function	P9 <sub>3</sub> output pin	V <sub>ref</sub> input pin

P9 <sub>1</sub> /PWM <sub>n+1</sub> to			(n = 1 or 0)
P9,/PWM	PMR9 <sub>n</sub>	0	1
	Pin function	P9 <sup>,</sup> output pin	PWM <sub>n+1</sub> output pin

Note: \* The V<sub>ref</sub> pin is the input pin for the LVD's external reference voltage.

#### 8.9.4 Pin States

Table 8.25 shows the port 9 pin states in each operating mode.

#### Table 8.25Port 9 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive	Active
$\begin{array}{l} P9_{5} \text{ to } P9_{2} \\ P9_{n} / PWM_{n+1} \text{ to} \\ P9_{n} / PWM_{n+1} \end{array}$	High- impedance	Retains previous state	Retains previous state	High- impedance	Retains previous state	Functional	Functional

(n = 1 or 0)

# 8.13 Application Note

# 8.13.1 The Management of the Un-Use Terminal

If an I/O pin not used by the user system is floating, pull it up or down.

- If an unused pin is an input pin, handle it in one of the following ways:
  - Pull it up to  $V_{\rm cc}$  with an on-chip pull-up MOS.
  - Pull it up to  $V_{\rm cc}$  with an external resistor of approximately 100 kΩ.
  - Pull it down to  $V_{ss}$  with an external resistor of approximately 100 k $\Omega$ .
  - For a pin also used by the A/D converter, pull it up to  $\mathrm{AV}_{\mathrm{cc}}$
- If an unused pin is an output pin, handle it in one of the following ways:
  - Set the output of the unused pin to high and pull it up to  $V_{cc}$  with an on-chip pull-up MOS.
  - Set the output of the unused pin to high and pull it up to  $V_{\rm cc}$  with an external resistor of approximately 100 kΩ.
  - Set the output of the unused pin to low and pull it down to GND with an external resistor of approximately 100 k $\Omega$ .



## (2) Timer Counter A (TCA)

Bit	7	6	5	4	3	2	1	0
	TCA7	TCA6	TCA5	TCA4	TCA3	TCA2	TCA1	TCA0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

TCA is an 8-bit read-only up-counter, which is incremented by internal clock input. The clock source for input to this counter is selected by bits TMA3 to TMA0 in timer mode register A (TMA). TCA values can be read by the CPU in active mode, but cannot be read in subactive mode. When TCA overflows, the IRRTA bit in interrupt request register 1 (IRR1) is set to 1.

TCA is cleared by setting bits TMA3 and TMA2 of TMA to 11.

Upon reset, TCA is initialized to H'00.

## (3) Clock Stop Register 1 (CKSTPR1)

Bit:	7	6	5	4	3	2	1	0
			S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP	TACKSTP
Initial value:	1	1	1	1	1	1	1	1
Read/Write:			R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for peripheral modules. Only the bit relating to timer A is described here. For details of the other bits, see the sections on the relevant modules.

#### Bit 0—Timer A Module Standby Mode Control (TACKSTP)

Bit 0 controls setting and clearing of module standby mode for timer A.

TACKSTP	Description	
0	Timer A is set to module standby mode	
1	Timer A module standby mode is cleared	(initial value)

## 9.3.4 Timer C Operation States

Table 9.6 summarizes the timer C operation states.

#### Table 9.6 Timer C Operation States

Operat	ion Mode	Reset	Active	Sleep	Watch	Sub- active	Sub- sleep	Standby	Module Standby
TCC	Interval	Reset	Functions	Functions	Halted	Functions/ Halted*	Functions/ Halted*	Halted	Halted
	Auto reload	Reset	Functions	Functions	Halted	Functions/ Halted*	Functions/ Halted <sup>*</sup>	Halted	Halted
TMC		Reset	Functions	Retained	Retained	Functions	Retained	Retained	Retained

Note: \* When  $\phi$ w/4 is selected as the TCC internal clock in active mode or sleep mode, since the system clock and internal clock are mutually asynchronous, synchronization is maintained by a synchronization circuit. This results in a maximum count cycle error of  $1/\phi$  (s). When the counter is operated in subactive mode or subsleep mode, either select  $\phi$ w/4 as the internal clock or select an external clock. The counter will not operate on any other internal clock. If  $\phi$ w/4 is selected as the internal clock for the counter when  $\phi$ w/8 has been selected as subclock  $\phi_{sue}$ , the lower 2 bits of the counter operate on the same cycle, and the operation of the least significant bit is unrelated to the operation of the counter.



# (2) 8-bit Event Counter Operation

When bit CH2 is set to 1 in ECCSR, ECH and ECL operate as independent 8-bit event counters.

 $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ , or AEVH pin input can be selected as the input clock source for ECH by means of bits ACKH1 and ACKH0 in ECCR, and  $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ , or AEVL pin input can be selected as the input clock source for ECL by means of bits ACKL1 and ACKL0 in ECCR.

Input sensing is selected with bits AHEGS1 and AHEGS0 when AEVH pin input is selected, and with bits ALEGS1 and ALEGS0 when AEVL pin input is selected.

The input clock is enabled only when IRQAEC is high or IECPWM is high. When IRQAEC is low or IECPWM is low, the input clock is not input to the counter, which therefore does not operate. Figure 9.21 shows an example of the software processing when ECH and ECL are used as 8-bit event counters.



Figure 9.21 Example of Software Processing when Using ECH and ECL as 8-Bit Event Counters

ECH and ECL can be used as 8-bit event counters by carrying out the software processing shown in the example in figure 9.21. When the next clock is input after the ECH count value reaches H'FF, ECH overflows, the OVH flag is set to 1 in ECCSR, the ECH count value returns to H'00, and counting up is restarted. Similarly, when the next clock is input after the ECL count value reaches H'FF, ECL overflows, the OVL flag is set to 1 in ECCSR, the ECL count value returns to H'00, and counting up is restarted. When overflow occurs, the IRREC bit is set to 1 in IRR2. If the IENEC bit in IENR2 is 1 at this time, an interrupt request is sent to the CPU.



#### Bit 7—Clock Select (CKS)

Bit 7 sets the A/D conversion speed.

Bit 7		Conversion Time					
CKS	<b>Conversion Period</b>	$\phi = 1 \text{ MHz}$	φ = 5 MHz	φ = 10 MHz			
0	62/\phi (initial value)	62 µs	12.4 µs	6.2 µs			
1	31/φ	31 µs	*	*			

Note: \* The operation cannot be guaranteed if the conversion time is less than 6.2  $\mu$ s. Make sure to select a setting that gives a conversion time of 6.2  $\mu$ s or more.

#### Bit 6—External Trigger Select (TRGE)

Bit 6 enables or disables the start of A/D conversion by external trigger input.

Bit 6 TRGE		Description	
0		Disables start of A/D conversion by external trigger	(initial value)
1		Enables start of A/D conversion by rising or falling edge of external to ADTRG*	rigger at pin
Note:	*	The external trigger (ADTRG) edge is selected by bit IEG4 of IEGR. See Select Register (IEGR) in section 3.3.2, Interrupt Control Registers, for	e (1) IRQ Edge details.

#### Bits 5 and 4—Reserved

Bits 5 and 4 are reserved; they are always read as 1, and cannot be modified.



# Section 14 Power-On Reset and Low-Voltage Detection Circuits

# 14.1 Overview

This LSI can include a power-on reset circuit and low-voltage detection circuit.

The low-voltage detection circuit consists of two circuits: LVDI (interrupt by low voltage detect) and LVDR (reset by low voltage detect) circuits.

This circuit is used to prevent abnormal operation (runaway execution) from occurring due to the power supply voltage fall and to recreate the state before the power supply voltage fall when the power supply voltage rises again.

Even if the power supply voltage falls, the unstable state when the power supply voltage falls below the guaranteed operating voltage can be removed by entering standby mode<sup>\*</sup> when exceeding the guaranteed operating voltage and during normal operation. Thus, system stability can be improved. If the power supply voltage falls more, the reset state is automatically entered. If the power supply voltage rises again, the reset state is held for a specified period, then active mode is automatically entered.

Figure 14.1 is a block diagram of the power-on reset circuit and the low-voltage detection circuit.

Note: \* The voltage maintained in standby mode is the same as the RAM data retaining voltage  $(V_{RAM})$ . See section 17.2.2, DC Characteristics, for information on retaining voltage.



Bit	7	6	5	4	3	2	1	0
	CNT7	CNT6	CNT5	CNT4	CNT3	CNT2	CNT1	CNT0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

## 14.2.3 Low-Voltage Detection Counter (LVDCNT)

LVDCNT is a read-only 8-bit up-counter. Counting begins when 1 is written to LVDE. The counter increments using  $\phi/4$  as the clock source until it overflows by switching from H'FF to H'00, at which time the OVF bit in the LVDSR register is set to 1, indicating that the on-chip reference voltage generator has stabilized. If the LVD function is used, it is necessary to stand by until the counter has overflowed. The initial value of LVDCNT is H'00.

# 14.2.4 Clock Stop Register 2 (CKSTPR2)

Bit	7	6	5	4	3	2	1	0
	LVDCKSTP		_	PW2CKSTP	AECKSTP	WDCKSTP	PW1CKSTP	LDCKSTP
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	_	_	R/W	R/W	R/W	R/W	R/W

CKSTPR2 is an 8-bit read/write register. It is used to control the module's module standby mode. Only the bits relevant to the LVD function are described in this section. Refer to the sections on the other modules for information about the other bits.

# Bit 7—LVD Module Standby Control (LVDCKSTP)

This bit is used to control setting of the LVD function to module standby status and cancellation of that status.

Bit 7 LVDCKSTP	Description	
0	Sets LVD to module standby status	
1	Cancels LVD module standby status	(initial value)



# 17.2.3 AC Characteristics

Table 17.3 lists the control signal timing and table 17.4 lists the serial interface timing.

# Table 17.3Control Signal Timing

 $V_{cc} = 2.7 \text{ V}$  to 5.5 V,  $AV_{cc} = 2.7 \text{ V}$  to 5.5 V,  $V_{ss} = AV_{ss} = 0.0 \text{ V}$ , unless otherwise specified

	Symbol	Applicable Pins	Values					Reference
Item			Min	Тур	Max	Unit	Test Condition	Figure
System clock	f <sub>osc</sub>	$OSC_1, OSC_2$	2.0	—	20.0	MHz		
oscillation frequency			0.7	_	2.0		On-chip oscillator selected	*2
OSC clock ( $\phi_{osc}$ ) cycle time	t <sub>osc</sub>	OSC <sub>1</sub> , OSC <sub>2</sub>	50.0	—	500	ns		Figure 17.1
			500	—	1429		On-chip oscillator selected	
System clock (	t <sub>cyc</sub>		2	_	128	$t_{osc}$		
cycle time			_	_	182	μs	_	
Subclock oscillation frequency	f <sub>w</sub>	X <sub>1</sub> , X <sub>2</sub>	_	32.768	_	kHz		
Watch clock $(\phi_w)$ cycle time	t <sub>w</sub>	X <sub>1</sub> , X <sub>2</sub>	_	30.5	_	μs		Figure 17.1
Subclock ( $\phi_{SUB}$ ) cycle time	t <sub>subcyc</sub>		2	_	8	t <sub>w</sub>		*1
Instruction cycle time			2	_	_	t <sub>cyc</sub> t <sub>subcyc</sub>		
Oscillation stabilization time	t <sub>rc</sub>	$OSC_1$ , $OSC_2$	_	_	20	ms		
	t <sub>rc</sub>	X <sub>1</sub> , X <sub>2</sub>	_	_	2.0	S		
External clock high width	t <sub>CPH</sub>	OSC <sub>1</sub>	20	—	_	ns		Figure 17.1
External clock low width	t <sub>cpl</sub>	OSC,	20	_	_	ns		Figure 17.1
External clock rise time	t <sub>CPr</sub>	OSC,	_	_	5	ns		Figure 17.1
External clock fall time	t <sub>cPf</sub>	OSC <sub>1</sub>	-	—	5	ns		Figure 17.1
RES pin low width	t <sub>rel</sub>	RES	10	—	—	t <sub>cyc</sub>		Figure 17.2

RENESAS

Appendix

