



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	CPU16
Core Size	16-Bit
Speed	20MHz
Connectivity	EBI/EMI, SCI, SPI
Peripherals	POR, PWM, WDT
Number of I/O	16
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	· ·
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	132-BQFP Bumpered
Supplier Device Package	132-PQFP (24.13x24.13)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mc68hc16z1ceh20

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





HC16Z4/CK16Z4 BLOCK

Figure 3-3 MC68HC16Z4/CK16Z4 Block Diagram

OVERVIEW



OVERVIEW

For More Information On This Product, Go to: www.freescale.com



Mnemonic	Operation	Description	Address		Instruction				Con	ditior	n Co	des		
			Mode	Opcode	Operand	Cycles	s	ΜV	н	EV	N	z	v	С
BSR	Branch to Subroutine	$\begin{array}{c} (PK:PC) \cdot 2 \Rightarrow PK:PC\\ Push(PC)\\ (SK:SP) \cdot 2 \Rightarrow SK:SP\\ Push(CCR)\\ (SK:SP) \cdot 2 \Rightarrow SK:SP\\ (PK:PC) + Offset \Rightarrow PK:PC \end{array}$	REL8	36	rr	10	-		_	-	—	_	_	_
BVC ²	Branch if Overflow Clear	If V = 0, branch	REL8	B8	rr	6, 2	-	—	_	—	-	-	—	-
BVS ²	Branch if Overflow Set	If V = 1, branch	REL8	B9	rr	6, 2	—	_	_	_	—	_	—	—
СВА	Compare A to B	(A) – (B)	INH	371B	—	2	—	_	_	_	Δ	Δ	Δ	Δ
CLR	Clear a Byte in Memory	\$00 ⇒ M	IND8, X IND8, Y IND8, Z IND16, X IND16, Y IND16, Z EXT	05 15 25 1705 1715 1725 1735	ff ff gggg gggg gggg bb ll	4 4 6 6 6 6	-		_		0	1	0	0
CLRA	Clear A	\$00 ⇒ A	INH	3705		2	_	_	_	_	0	1	0	0
CLRB	Clear B	\$00 ⇒ B	INH	3715	_	2	1-	_	_	_	0	1	0	0
CLRD	Clear D	\$0000 ⇒ D	INH	27F5	_	2	—	_	_	_	0	1	0	0
CLRE	Clear E	\$0000 ⇒ E	INH	2775	—	2	-	—	_	—	0	1	0	0
CLRM	Clear AM	\$00000000 ⇒ AM[35:0]	INH	27B7	—	2	—	0	—	0	—	—	—	_
CLRW	Clear a Word in Memory	\$0000 ⇒ M : M + 1	IND16, X IND16, Y IND16, Z EXT	2705 2715 2725 2735	9999 9999 9999 hh ll	6 6 6	-	_	_	_	0	1	0	0
СМРА	Compare A to Memory	(A) – (M)	IND8, X IND8, Y IND8, Z IMM8 IND16, X IND16, Y IND16, Z EXT E, X E, Y E, Z	48 58 68 78 1748 1758 1768 1778 2748 2758 2768	ff ff ii 9999 9999 9999 hh II — —	6 6 2 6 6 6 6 6 6			_	_	Δ	Δ	Δ	Δ
СМРВ	Compare B to Memory	(B) – (M)	IND8, X IND8, Y IND8, Z IND16, X IND16, X IND16, Z EXT E, X E, Y E, Z	C8 D8 E8 F8 17C8 17D8 17E8 17F8 27C8 27D8 27E8	ff ff ii 9999 9999 9999 hh II — —	6 6 2 6 6 6 6 6 6	_	_	_	_	Δ	Δ	Δ	Δ
СОМ	One's Complement	$FF - (M) \Rightarrow M, \text{ or } \overline{M} \Rightarrow M$	IND8, X IND8, Y IND8, Z IND16, X IND16, Y IND16, Z EXT	00 10 20 1700 1710 1720 1730	ff ff gggg gggg gggg hh ll	8 8 8 8 8 8					Δ	Δ	0	1
COMA	One's Complement A	$FF - (A) \Rightarrow A$, or $\overline{M} \Rightarrow A$	INH	3700	—	2	—	—	—	—	Δ	Δ	0	1
COMB	One's Complement B	$FF - (B) \Rightarrow B, \text{ or } \overline{B} \Rightarrow B$	INH	3710	_	2	—	_	_	-	Δ	Δ	0	1
COMD	One's Complement D	$ FFFF - (D) \Rightarrow D, \text{ or } \overline{D} \Rightarrow D$	INH	27F0	-	2	-	_	_	_	Δ	Δ	0	1
COME	One's Complement E	$ \$FFFF - (E) \Rightarrow E, \text{ or } \overline{E} \Rightarrow E $	INH	2770		2	-	_	_	-	Δ	Δ	0	1
	Word	$\begin{array}{c} \$FFFF - M : M + 1 \Rightarrow \\ M : M + 1, \text{ or } (\overline{M : M + 1}) \Rightarrow \\ M : M + 1 \end{array}$	IND16, X IND16, Y IND16, Z EXT	2700 2710 2720 2730	9999 9999 9999 hh ll	8 8 8 8	-	_	_	_		Δ	υ	1

Table 4-2 Instruction Set Summary (Continued)

CENTRAL PROCESSING UNIT



Туре	Source	Timing	Cause	Reset Lines Asserted I Controller		rted by
External	External	Synch	RESET pin	MSTRST	CLKRST	EXTRST
Power up	EBI	Asynch	V _{DD}	MSTRST	CLKRST	EXTRST
Software watchdog	Monitor	Asynch	Time out	MSTRST	CLKRST	EXTRST
HALT	Monitor	Asynch	Internal HALT assertion (e.g. double bus fault)	MSTRST	CLKRST	EXTRST
Loss of clock	Clock	Synch	Loss of reference	erence MSTRST CLKRST		EXTRST
Test	Test	Synch	Test mode	MSTRST	—	EXTRST

Table 5-18 Reset Source Summary

Internal single byte or aligned word writes are guaranteed valid for synchronous resets. External writes are also guaranteed to complete, provided the external configuration logic on the data bus is conditioned as shown in **Figure 5-18**.

5.7.3 Reset Mode Selection

The logic states of certain data bus pins during reset determine SIM operating configuration. In addition, the state of the MODCLK pin determines system clock source and the state of the BKPT pin determines what happens during subsequent breakpoint assertions. Table 5-19 is a summary of reset mode selection options.

Mode Select Pin	Default Function (Pin Left High)	Alternate Function (Pin Pulled Low)
DATA0	CSBOOT 16-Bit	CSBOOT 8-Bit
DATA1	CS0 CS1 CS2	BR BG BGACK
DATA2	CS3 CS4 CS5	FC0 FC1 FC2
DATA3 DATA4 DATA5 DATA6 DATA7	CS6 CS[7:6] CS[8:6] CS[9:6] CS[10:6]	ADDR19 ADDR[20:19] ADDR[21:19] ADDR[22:19] ADDR[23:19]
DATA8	DSACK[1:0], AVEC, DS, AS, SIZ[1:0]	PORTE
DATA9	IRQ[7:1] MODCLK	PORTF
DATA11	Normal Operation ¹	Reserved
MODCLK	VCO = System Clock	EXTAL = System Clock
BKPT	Background Mode Disabled	Background Mode Enabled

Table 5-19 Reset Mode Selection

NOTES:

1. DATA11 must remain high during reset to ensure normal operation.

M68HC16 Z SERIES USER'S MANUAL

SYSTEM INTEGRATION MODULE



Blocks of addresses are assigned to each chip-select function. Block sizes of 2 Kbytes to 1 Mbyte can be selected by writing values to the appropriate base address register (CSBAR[10:0] and CSBARBT). However, because the logic state of ADDR20 is always the same as the state of ADDR19 in the MCU, the largest usable block size is 512 Kbytes. Multiple chip-selects assigned to the same block of addresses must have the same number of wait states.

Chip-select option registers (CSORBT and CSOR[0:10]) determine timing of and conditions for assertion of chip-select signals. Eight parameters, including operating mode, access size, synchronization, and wait state insertion can be specified.

Initialization software usually resides in a peripheral memory device controlled by the chip-select circuits. A set of special chip-select functions and registers (CSORBT and CSBARBT) is provided to support bootstrap operation.

Comprehensive address maps and register diagrams are provided in **APPENDIX D REGISTER SUMMARY**.

5.9.1.1 Chip-Select Pin Assignment Registers

The pin assignment registers contain twelve 2-bit fields that determine the functions of the chip-select pins. Each pin has two or three possible functions, as shown in **Table 5-22**.

Chip-Select	Alternate Function	Discrete Output
CSBOOT	CSBOOT	—
CS0	BR	—
CS1	BG	—
CS2	BGACK	—
CS3	FC0	PC0
CS4	FC1	PC1
CS5	FC2	PC2
CS6	ADDR19	PC3
CS7	ADDR20	PC4
CS8	ADDR21	PC5
CS9	ADDR22	PC6
CS10	ADDR23	ECLK

Table 5-22 Chip-Select Pin Functions

Table 5-23 shows pin assignment field encoding. Pins that have no discrete output function must not use the %00 encoding as this will cause the alternate function to be selected. For instance, %00 for $\overline{CS0}/\overline{BR}$ will cause the pin to perform the \overline{BR} function.

Table 5-23 Pin	Assignment	Field	Encoding
----------------	------------	-------	----------

CSxPA[1:0]	Description
00	Discrete output
01	Alternate function
10	Chip-select (8-bit port)
11	Chip-select (16-bit port)

SYSTEM INTEGRATION MODULE

M68HC16 Z SERIES USER'S MANUAL

Freescale Semiconductor, Inc



The chip-select address compare logic uses only the most significant bits to match an address within a block. The value of the base address must be an integer multiple of the block size.

Because the logic state of ADDR[23:20] follows that of ADDR19 in the CPU16, maximum block size is 512 Kbytes, and addresses from \$080000 to \$F7FFFF are inaccessible.

After reset, the MCU fetches the initialization routine from the address contained in the reset vector, located beginning at address \$000000 of program space. To support bootstrap operation from reset, the base address field in the boot chip-select base address register (CSBARBT) has a reset value of \$000, which corresponds to a base address of \$000000 and a block size of 512 Kbytes. A memory device containing the reset vector and initialization routine can be automatically enabled by CSBOOT after a reset. Refer to **5.9.4 Chip-Select Reset Operation** for more information.

5.9.1.3 Chip-Select Option Registers

Option register fields determine timing of and conditions for assertion of chip-select signals. To assert a chip-select signal, and to provide DSACK or autovector support, other constraints set by fields in the option register and in the base address register must also be satisfied. The following paragraphs summarize option register functions. Refer to **D.2.21 Chip-Select Option Registers** for register and bit field information.

The MODE bit determines whether chip-select assertion simulates an asynchronous bus cycle, or is synchronized to the M6800-type bus clock signal ECLK available on ADDR23. Refer to **5.3 System Clock** for more information on ECLK.

BYTE[1:0] controls bus allocation for chip-select transfers. Port size, set when a chipselect is enabled by a pin assignment register, affects signal assertion. When an 8-bit port is assigned, any BYTE field value other than %00 enables the chip-select signal. When a 16-bit port is assigned, however, BYTE field value determines when the chipselect is enabled. The BYTE fields for $\overline{CS[10:0]}$ are cleared during reset. However, both bits in the boot ROM chip-select option register (CSORBT) BYTE field are set (%11) when the RESET signal is released.

R/W[1:0] causes a chip-select signal to be asserted only for a read, only for a write, or for both read and write. Use this field in conjunction with the STRB bit to generate asynchronous control signals for external devices.

The STRB bit controls the timing of a chip-select assertion in asynchronous mode. Selecting address strobe causes a chip-select signal to be asserted synchronized with the address strobe. Selecting data strobe causes a chip-select signal to be asserted synchronized with the data strobe. This bit has no effect in synchronous mode.

DSACK[3:0] specifies the source of DSACK in asynchronous mode. It also allows the user to optimize bus speed in a particular application by controlling the number of wait states that are inserted.

NOTE

The external DSACK pins are always active.

SYSTEM INTEGRATION MODULE

M68HC16 Z SERIES USER'S MANUAL



8.7.6 Conversion Timing

Total conversion time is made up of initial sample time, transfer time, final sample time, and resolution time. Initial sample time is the time during which a selected input channel is connected to the sample buffer amplifier through a sample capacitor. During transfer time, the sample capacitor is disconnected from the multiplexer, and the RC DAC array is driven by the sample buffer amp. During final sampling time, the sample capacitor and amplifier are bypassed, and the multiplexer input charges the RC DAC array directly. During resolution time, the voltage in the RC DAC array is converted to a digital value, and the value is stored in the SAR.

Initial sample time and transfer time are fixed at two ADC clock cycles each. Final sample time can be 2, 4, 8, or 16 ADC clock cycles, depending on the value of the STS field in ADCTL0. Resolution time is ten cycles for 8-bit conversion and twelve cycles for 10-bit conversion.

Transfer and resolution require a minimum of 16 ADC clocks (8 μ s with a 2.1 MHz ADC clock) for 8-bit resolution or 18 ADC clocks (9 μ s with a 2.1 MHz ADC clock) for 10-bit resolution. If maximum final sample time (16 ADC clocks) is used, total conversion time is 15 μ s for an 8-bit conversion or 16 μ s for a 10-bit conversion (with a 2.1 MHz ADC clock).

Figures 8-2 and **8-3** illustrate the timing for 8- and 10-bit conversions, respectively. These diagrams assume a final sampling period of two ADC clocks.



16 ADC 8-BIT TIM 1

Figure 8-2 8-Bit Conversion Timing

M68HC16 Z SERIES USER'S MANUAL

Filter Capacitor	Source Resistance (R _F)					
(C _F)	100 Ω	1 k Ω	10 k Ω	100 k Ω		
1 μF	760 μs	7.6 ms	76 ms	760 ms		
.1 μF	76 μs	760 μs	7.6 ms	76 ms		
.01 μF	7.6 μs	76 μs	760 μs	7.6 ms		
.001 μF	760 ns	7.6 μs	76 μs	760 μs		
100 pF	76 ns	760 ns	7.6 μs	76 μs		

The external circuit described in **Table 8-10** is a low-pass filter. A user interested in measuring an AC component of the external signal must take the characteristics of this filter into account.

8.8.6.2 Error Resulting from Leakage

A series resistor limits the current to a pin, therefore input leakage acting through a large source impedance can degrade A/D accuracy. The maximum input leakage current is specified in **APPENDIX A ELECTRICAL CHARACTERISTICS**. Input leakage is greatest at high operating temperatures and as a general rule decreases by one half for each 10°C decrease in temperature.

Assuming V_{RH} – V_{RL} = 5.12 V, 1 count (assuming 10-bit resolution) corresponds to 5 mV of input voltage. A typical input leakage of 50 nA acting through 100 k Ω of external series resistance results in an error of less than 1 count (5.0 mV). If the source impedance is 1 M Ω and a typical leakage of 50 nA is present, an error of 10 counts (50 mV) is introduced.

In addition to internal junction leakage, external leakage (e.g., if external clamping diodes are used) and charge sharing effects with internal capacitors also contribute to the total leakage current. **Table 8-11** illustrates the effect of different levels of total leakage on accuracy for different values of source impedance. The error is listed in terms of 10-bit counts.

CAUTION

Leakage from the part of 10 nA is obtainable only within a limited temperature range.

Source	Leakage Value (10-Bit Conversions)					
Impedance	10 nA	50 nA	100 nA	1000 nA		
1 kΩ	—	—	—	0.2 counts		
10 kΩ	—	0.1 counts	0.2 counts	2 counts		
100 kΩ	0.2 counts	1 count	2 counts	20 counts		

Table 8-11 Error Resulting From Input Leakage (IOFF)





Figure 10-6 SCI Receiver Block Diagram

MULTICHANNEL COMMUNICATION INTERFACE



Pin	Mode	SCI Function	Port I/O Signal
Transmit data	TXDA	Serial data output from SCIA (TE = 1)	PMC7
Transmit uata	TXDB	Serial data output from SCIB (TE = 1)	PMC5
Roccivo data	RXDA	Serial data input to SCIA (RE = 1)	PMC6
Receive data	RXDB	Serial data input to SCIB (RE = 1)	PMC4

Table 10-5 SCI Pins

10.4.3 Receive Data Pins (RXDA, RXDB)

RXDA and RXDB are the serial data inputs to the SCIA and SCIB interfaces, respectively. Each pin is also available as a general-purpose I/O pin when the RE bit in SCCR1 of the associated SCI submodule is cleared. When used for general-purpose I/O, RXDA and RXDB may be configured either as input or output as determined by the RXDA and RXDB bits in the MDDR.

10.4.4 Transmit Data Pins (TXDA, TXDB)

When used for general-purpose I/O, TXDA and TXDB can be configured either as input or output as determined by the TXDA and TXDB bits in the MDDR. The TXDA and TXDB pins are enabled for SCI use by setting the TE bit in SCCR1 of each SCI interface.

10.4.5 SCI Operation

SCI operation can be polled by means of status flags in the SCSR, or interrupt-driven operation can be employed by means of the interrupt-enable bits in SCCR1.

10.4.5.1 Definition of Terms

Data can be transmitted and received in a number of formats. The following terms concerning data format are used in this section:

- Bit-Time The time required to transmit or receive one bit of data, which is equal to one cycle of the baud frequency.
- Start Bit One bit-time of logic zero that indicates the beginning of a data frame. A start bit must begin with a one-to-zero transition and be preceded by at least three receive time samples of logic one.
- Stop Bit One bit-time of logic one that indicates the end of a data frame.
- Frame A complete unit of serial information. The SCI can use 10-bit or 11-bit frames.
- Data Frame A start bit, a specified number of data or information bits, and at least one stop bit.
- Idle Frame A frame that consists of consecutive ones. An idle frame has no start bit.
- Break Frame A frame that consists of consecutive zeros. A break frame has no stop bits.



10.4.5.4 Parity Checking

The PT bit in SCCR1 selects either even (PT = 0) or odd (PT = 1) parity. PT affects received and transmitted data. The PE bit in SCCR1 determines whether parity checking is enabled (PE = 1) or disabled (PE = 0). When PE is set, the MSB of data in a frame is used for the parity function. For transmitted data, a parity bit is generated for received data; the parity bit is checked. When parity checking is enabled, the PF bit in the SCI status register (SCSR) is set if a parity error is detected.

Enabling parity affects the number of data bits in a frame, which can in turn affect frame size. **Table 10-7** shows possible data and parity formats.

М	PE	Result
0	0	8 data bits
0	1	7 data bits, 1 parity bit
1	0	9 data bits
1	1	8 data bits, 1 parity bit

10.4.5.5 Transmitter Operation

The transmitter consists of a serial shifter and a parallel data register (TDR) located in the SCI data register (SCDR). The serial shifter cannot be directly accessed by the CPU16. The transmitter is double-buffered, which means that data can be loaded into the TDR while other data is shifted out. The TE bit in SCCR1 enables (TE = 1) and disables (TE = 0) the transmitter.

Shifter output is connected to the TXD pin while the transmitter is operating (TE = 1, or TE = 0 and transmission in progress). Wired-OR operation should be specified when more than one transmitter is used on the same SCI bus. The WOMS bit in SCCR1 determines whether TXD is an open-drain (wired-OR) output or a normal CMOS output. An external pull-up resistor on TXD is necessary for wired-OR operation. WOMS controls TXD function whether the pin is used by the SCI or as a general-purpose I/O pin.

Data to be transmitted is written to SCDR, then transferred to the serial shifter. The transmit data register empty (TDRE) flag in SCSR shows the status of TDR. When TDRE = 0, the TDR contains data that has not been transferred to the shifter. Writing to SCDR again overwrites the data. TDRE is set when the data in the TDR is transferred to the shifter. Before new data can be written to the SCDR, however, the processor must clear TDRE by writing to SCSR. If new data is written to the SCDR without first clearing TDRE, the data will not be transmitted.

The transmission complete (TC) flag in SCSR shows transmitter shifter state. When TC = 0, the shifter is busy. TC is set when all shifting operations are completed. TC is not automatically cleared. The processor must clear it by first reading SCSR while TC is set, then writing new data to SCDR.





16 FAST WR CYC TIM

Figure A-7 Fast Termination Write Cycle Timing Diagram

For More Information On This Product, Go to: www.freescale.com





Figure A-15 ECLK Timing Diagram





B – CIRCUIT-CONTRIBUTED +10.5 mV ERROR C – +12 mV ABSOLUTE ERROR (4 10-BIT COUNTS)

ADC 10-BIT ACCURACY LV



For More Information On This Product, Go to: www.freescale.com



POW — Power-Up Reset Reset caused by the power-up reset circuit.

- SW Software Watchdog Reset Reset caused by the software watchdog circuit.
- HLT Halt Monitor Reset Reset caused by the halt monitor.
- SYS System Reset

The CPU16 does not support this function. This bit will never be set.

TST — Test Submodule Reset

Reset caused by the test submodule. Used during factory test reserved operating mode only.

D.2.5 System Integration Test Register E

SIMTRE — System Integration Test Register E **\$YFFA08** Used for factory test only.

D.2.6 Port E Data Register

PORTE0 — Port E0 Data Register PORTE1 — Port E1 Data Register								\$YFI \$YFI	FA10 FA12
15	8	7	6	5	4	3	2	1	0
NOT USED		PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
RESET:									
		U	U	U	U	U	U	U	U

This register can be accessed in two locations and can be read or written at any time. A write to this register is stored in an internal data latch, and if any pin in the corresponding port is configured as an output, the value stored for that bit is driven out on the pin. A read of this data register returns the value at the pin only if the pin is configured as a discrete input. Otherwise, the value read is the value stored in the register. Bits [15:8] are unimplemented and will always read zero.

D.2.7 Port E Data Direction Register

DDRE — Port E Data Direction Register

\$YFFA14 7 2 1 15 8 6 5 4 3 0 NOT USED DDE6 DDE5 DDE2 DDE1 DDE0 DDE7 DDE4 DDE3 RESET: 0 0 0 0 0 0 0 0

Bits in this register control the direction of the port E pin drivers when pins are configured for I/O. Setting a bit configures the corresponding pin as an output; clearing a bit configures the corresponding pin as an input. This register can be read or written at any time. Bits [15:8] are unimplemented and will always read zero.

M68HC16 Z SERIES **USER'S MANUAL**

REGISTER SUMMARY



PIV[7:0] — Periodic Interrupt Vector

This field specifies the periodic interrupt vector number supplied by the SIM when the CPU16 acknowledges an interrupt request.

D.2.14 Periodic Interrupt Timer Register

PITR — Periodic Interrupt Timer Register												SYFF.	A24		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	PTP				PITM	4[7:0]			
RES	SET:														
0	0	0	0	0	0	0	MODCLK	0	0	0	0	0	0	0	0

Contains the count value for the periodic timer. This register can be read or written at any time.

PTP — Periodic Timer Prescaler

0 = Periodic timer clock not prescaled.

1 = Periodic timer clock prescaled by a value of 512.

PITM[7:0] — Periodic Interrupt Timing Modulus

This field determines the periodic interrupt rate. Use the following equations to calculate timer period.

The following equation calculates the PIT period when a slow reference frequency is used:

PIT Period =
$$\frac{(PITM[7:0])(1 \text{ if } PTP = 0, 512 \text{ if } PTP = 1)(4)}{f_{ref}}$$

The following equation calculates the PIT period when a fast reference frequency is used:

PIT Period =
$$\frac{(128)(PITM[7:0])(1 \text{ if } PTP = 0, 512 \text{ if } PTP = 1)(4)}{f_{ref}}$$

The following equation calculates the PIT period for an externally input clock frequency on both slow and fast reference frequency devices.

PIT Period =
$$\frac{(PITM[7:0])(1 \text{ if } PTP = 0, 512 \text{ if } PTP = 1)(4)}{f_{sys}}$$

REGISTER SUMMARY

M68HC16 Z SERIES USER'S MANUAL

DSACK[3:0]	Clock Cycles Required Per Access	Wait States Inserted Per Access
0000	3	0
0001	4	1
0010	5	2
0011	6	3
0100	7	4
0101	8	5
0110	9	6
0111	10	7
1000	11	8
1001	12	9
1010	13	10
1011	14	11
1100	15	12
1101	16	13
1110	2	Fast Termination
1111	-	External DSACK

Table D-15 DSACK Field Encoding

External memories are purchased with guaranteed access times on speed (in nanoseconds). **Table D-16** relates wait states selected by DSACK[3:0] to the memory device access time.

NOTE

Table D-16 assumes a system configuration that minimizes power consumption and the number of chip-selects employed. Other access techniques can provide the same access times with slower memory devices, but require more chip-selects to be used and will subsequently increase system power consumption.

Table D-16 Memory Access Times at 16.78, 20.97, and 25.17 MHz

Speed	t _{cyc}	Fast Termination Access Time	0 Wait State	1 Wait State
16.78 MHz	62.5 ns	30.0 ns	95.0 ns	155.0 ns
20.97 MHz	50.0 ns	20.0 ns	70.0 ns	120.0 ns
25.17 MHz	40.0 ns	15.0 ns	55.0 ns	95.0 ns



ILSPI[2:0] — Interrupt Level for SPI

ILSPI[2:0] determine the interrupt request levels of SPI interrupts. Program this field to a value from \$0 (interrupts disabled) through \$7 (highest priority). If the interrupt-request level programmed in this field matches the interrupt-request level programmed for one of the SCI interfaces and both request an interrupt simultaneously, the SPI is given priority.

Bits [10:8] — Not Implemented

D.7.6 MCCI Pin Assignment Register

MPAR — MCCI Pin Assignment Register											9	SYFF	C08		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NOT USED									MPA3	NOT USED	MPA1	MPA0			
RE	SET:														
0	0	0	0	0	0	0	0					0		0	0

The MPAR determines which of the SPI pins, with the exception of the SCK pin, are actually used by the SPI submodule, and which pins are available for general-purpose I/O. The state of SCK is determined by the SPI enable bit in SPCR1. Clearing a bit in MPAR assigns the corresponding pin to general-purpose I/O; setting a bit assigns the pin to the SPI. Refer to Table D-39.

MPAR Field	MPAR Bit	Pin Function
MPA0	0 1	PMC0 MISO
MPA1	0 1	PMC1 MOSI
1	_	PMC2 SCK
MPA3	0 1	PMC3 SS
1	_	PMC4 RXDB
1	_	PMC5 TXDB
1	_	PMC6 RXDA
1	_	PMC7 TXDA

Table D-39 MPAR Pin Assignments

NOTES:

1. MPA[7:4], MPA2 are not implemented.

Bits [15:8], [7:4], 2 - Not Implemented

SPI pins designated by the MPAR as general-purpose I/O are controlled only by MDDR and PORTMC. The SPI has no effect on these pins. The MPAR does not affect the operation of the SCI submodule.

M68HC16 Z SERIES USER'S MANUAL

REGISTER SUMMARY



control register (PACTL) 11-8, 11-14, 11-16, D-70 counter register (PACNT) 11-14, D-70 -width modulation registers counter register (PWMCNT) 11-18 PWM buffer registers (PWMBUFA/PWMBUFB) D-76 control register C (PWMC) D-74 count register (PWMCNT) D-76 registers A/B (PWMA/PWMB) D-76 status registers timer interrupt flag register 1 (TFLG1) 11-12 timer control registers (TCTL) D-72 counter register (TCNT) D-70 interrupt flag registers (TFLG) D-74 mask registers (TMSK) D-72 single-step mode 11-4 special operation modes 11-3 status flags 11-5 test mode 11-4 timer counter register (TCNT) 11-2 GPTMCR D-67 GPTMTR D-68 Grounding 8-17

-H-

H 4-4, D-3 Half carry flag (H) 4-4, D-3 HALT 5-25, 5-33, 5-37, 5-43, 5-45 Halt acknowledge flag (HALTA) D-51 monitor enable (HME) 5-25, D-13 reset (HLT) D-8 operation 5-45 negating/reasserting 5-45 QSPI (HALT) D-51 HALT QSPI D-51 HALTA D-51 HALTA/MODF interrupt enable (HMIE) bit D-51 Handshaking 5-36 Hardware breakpoints 5-41 HCMOS 1-2 High-density complementary metal-oxide semiconductor (HCMOS) 1-2 HLT D-8 HME 5-25, D-13 HMIE D-51 Hysteresis 5-59, 11-8

|

I4/O5 11-14, D-71, D-73 I4/O5F D-74 IARB GPT 11-6, D-68 MCCI 10-3, D-55 QSM 9-3, D-39 SIM 5-3, 5-59, D-7 IC4 11-14 ICD16/ICD32 C-2 ICF **D-74** ICI D-73 ICR D-68 I_{DD} 5-54 IDLE 9-29, 10-21, D-43, D-63 Idle frame 9-25, 10-17 -line detect type (ILT) D-42, D-61 detected (IDLE) 9-29, 10-21, D-43, D-63 detection process 9-29, 10-21 interrupt enable (ILIE) 9-29, 10-22, D-42, D-61 type (ILT) 10-21 type (ILT) bit 9-29 I_{IN} 8-19 ILIE 9-29, 10-22, D-42, D-61 ILQSPI D-40 ILSCI 10-2, D-40, D-55 ILSCIA/B D-55 ILSPI 10-2, D-56, D-57 ILT 9-29, 10-21, D-42, D-61 IMB 11-1 IMM16 4-9 IMM8 4-9 Immediate addressing modes 4-9 Impedance 8-21 In-circuit debugger (ICD16/ICD32) C-2 INCP D-68 Increment prescaler (INCP) D-68 Indexed addressing modes 4-10 Inductors 8-14 Inherent addressing modes 4-10 Initialization programs E-1 INITRAM.ASM E-11 INITSCI.ASM E-12 INITSYS.ASM E-11 Input capture (IC) pins 11-7 /output compare (IC4/OC5) pin 11-7 4/output compare 5 11-14 (I4/O5) bit D-71 flag (I4/O5F) D-74 interrupt enable bit (I4/O5) D-73 conditioning signals 11-12 edge control bit field (EDGE) D-72 flags (ICF) D-74 functions 11-10 interrupt enable (ICI) bit D-73 logic 11-12 timing example 11-13 leakage errors 8-23

M68HC16 Z SERIES USER'S MANUAL



Signed fractions 4-6 SIM 5-1 address map D-4 block diagram 5-2 bus operation 5-36 chip-selects 5-61 external bus interface (EBI) 5-29 features 3-1 functional blocks 5-1 halt monitor 5-25 interrupt arbitration 5-3 interrupts 5-58 parallel I/O ports 5-70 periodic interrupt timer 5-27 reference manual 5-67 register access 5-3 registers chip-select base address register boot (CSBARBT) D-17 registers (CSBAR) 5-64, 5-65, D-17 option register boot (CSORBT) D-18 registers (CSOR) 5-64, 5-66, D-18 pin assignment registers (CSPAR) 5-64, D-15 clock synthesizer control register (SYNCR) D-7 master shift registers A/B (TSTMSRA/TSTM-SRB) D-22 module configuration register (SIMCR) 5-2, D-6 periodic interrupt control register (PICR) D-13 timer register (PITR) 5-28, D-14 port C data register (PORTC) 5-67, D-15 port E data direction register (DDRE) 5-70, D-9 data register (PORTE) 5-71, D-9 pin assignment register (PEPAR) 5-70, D-10 port F data direction register (DDRF) 5-70, D-11 data register (PORTF) 5-71 data registers (PORTF) D-10 pin assignment register (PFPAR) 5-70, D-11 reset status register (RSR) D-8 software service register (SWSR) D-15 system protection control register (SYPCR) D-12 test register (SIMTR) D-7 E (SIMTRE) D-9 test module control register (CREG) D-22 distributed register (DREG) D-22 repetition count register (TSTRC) D-22 shift count register (TSTSC) D-22 reset 5-48 state of pins 5-54 software watchdog 5-25

block diagram (with PIT) 5-25 spurious interrupt monitor 5-25 system clock block diagram 5-4 protection 5-24 system clock 5-4 synthesizer operation 5-6 SIMCR 5-2, 8-3, D-6 SIMTR D-7 SIMTRE D-9 Single -channel conversions D-34 -step mode 11-4 SIZ 5-54 SIZE (MCCI) 10-11 Size signals (SIZ) 5-32, 5-35, 5-47 SK 4-3, 4-5 Slave select signal (SS). See SS 9-20 SLOCK D-8 Slow reference circuit 5-5 SM 4-4, D-3 Software watchdog 5-25 block diagram 5-27 clock rate 5-26 enable (SWE) 5-25, D-12 prescale (SWP) 5-26, D-12 ratio of SWP and SWT bits 5-26 reset (SW) D-8 timeout period calculation 5-26, D-12 timing field (SWT) 5-26, D-12 Source voltage level (V_{SRC}) 8-22 SP 4-3 SPACE (address space select) 5-67, D-21 SPBR D-48 SPCR 10-6, D-64 SPCR0 D-46 SPCR1 D-48 SPCR2 D-49 SPCR3 D-50 SPDR 10-6, D-66 SPE 9-6, D-48 SPI 10-1 block diagram 10-5 clock phase/polarity controls 10-8 finished flag (SPIF) D-65 interrupt level (ILSPI) D-57 mode fault 10-12 operating modes master mode 10-7 slave mode 10-8 pins 10-6 registers control register (SPCR) 10-6, D-64 data register (SPDR) 10-6, D-66 status register (SPSR) 10-6, D-65 serial clock baud rate 10-11 timina A-50 - master, CPHA = 0/CPHA = 1 A-51