

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	20MHz
Connectivity	EBI/EMI, UART/USART
Peripherals	<u>.</u>
Number of I/O	24
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	236 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86c9320vsc00tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

GENERAL DESCRIPTION (Continued)


There are 256 registers located on-chip and organized as 236 general-purpose registers, 16 control and status registers, and four I/O port registers. The register file can be divided into sixteen groups of 16 working registers each. Configuration of the registers in this manner allows the use of short format instructions; in addition, any of the individual registers can be accessed directly. There are an additional 17 registers implemented in the Expanded Register File in Banks D and E. Two of the registers may be used as general-purpose registers, while 15 registers supply the data and control functions for the Multiply/ Divide Unit and Counter/Timer blocks.

Notes:

All Signals with a preceding front slash, */*, are active Low, e.g.: B//W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	Vaa	
Ground	GND	V _{SS}








Figure 5. 44-Pin QFP

Table 3.	44-Pin	QFP	Pin	Identification

No	Symbol	Function	Direction	No	Symbol	Function	Direction
1 2 3 4	/RESET R//W /DS /AS	Reset Read/Write Data Strobe Address Strobe	Input Output Output Output	26 27 28-32 33	P34 P33 P2C-P24 N/C	Port 3 pin 4 Port 3 pin 3 Port 2 pin 0,1,2,3,4 Not Connected (20 MH	Output Input In/Output z)Input
5 6 7 8-10	P35 GND P32 P00-P02	Port 3 pin 5 Ground GND Port 3 pin 2 Port 0 pin 0,1,2	Input Input Input In/Output	34-36 37 38	/WAIT P25-P27 P31 P36	WAIT (25 or 33 MHz) Port 2 pin 5,6,7 Port 3 pin 1 Port 3 pin 6	Input In/Output Input Output
11 12-16 17-21	IACK P03-P07 P10-P14	Int. Acknowledge Port 0 pin 3,4,5,6,7	Output In/Output	39 40	V _{pc} XTAL2	Power Supply Crystal, Osc. Clock	Input Output
22 23-25	/SYNC P15-P17	Port 1 pin 0,1,2,3,4 Synchronize Pin Port 1 pin 5,6,7	In/Output Output In/Output	41 42 43 44	XTAL1 P37 P30 SCLK	Crystal, Osc. Clock Port 3 pin 7 Port 3 pin 0 System Clock	Input Output Input Output

PIN FUNCTIONS (Continued)





Figure 11. Serial Data Formats

ADDRESS SPACE

Program Memory. The Z86C93 can address up to 64 Kbytes of external program memory. Program execution begins at external location 000CH after a reset.

Data Memory. The Z96C93 can address up to 64 Kbytes of external data memory. External data memory is included with, or separated from, the external program memory

space. /DM, an optional I/O function that can be programmed to appear on pin P34 is used to distinguish between data and program memory space (Figure 12). The state of the /DM signal is controlled by the type instruction being executed. An LDC opcode references PROGRAM (/DM inactive) memory, and an LDE instruction references DATA (/DM active Low) memory. m.





Expanded Register File. The register file has been expanded to allow for additional system control registers, and for mapping of additional peripheral devices along with I/O ports into the register address area (Figure 13). The Z8 register address space R0 through R15 has now been implemented as 16 groups of 16 registers per group. These register groups are known as the ERF (Expanded Register File). Bits 7-4 of register RP select the working register group. Bits 3-0 of register RP select the expanded register group (Figure 14). The registers that are used in the multiply/divide unit reside in the Expanded Register File at Bank E and those for the additional timer control words reside in Bank D. The rest of the Expanded Register is not physically implemented and is open for future expansion.

Register File. The Register File consists of four I/O port registers, 236 general-purpose registers and 16 control

and status registers. The instructions can access registers directly or indirectly via an 8-bit address field. The Z86C93 also allows short 4-bit register addressing using the Register Pointer (Figure 15). In the 4-bit mode, the Register File is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working-register group.

Note: Register Group E0-EF can only be accessed through working registers and indirect addressing modes.

Stack. The Z86C93 has a 16-bit Stack Pointer (R254-R255), used for external stack, that resides anywhere in the data memory. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 236 generalpurpose registers (R4-R239). The high byte of the Stack Pointer (SPH, Bits 8-15) can be used as a general-purpose register when using internal stack only.

FUNCTIONAL DESCRIPTION

This section breaks down the Z86C93 into its main functional parts.

Multiply/Divide Unit

The Multiply/Divide unit describes the basic features, implementation details of the interface between the Z8 and the multiply/divide unit.

Basic features:


- 16-bit by 16-bit multiply with 32-bit product
- 32-bit by 16-bit divide with 16-bit quotient and 16-bit remainder
- Unsigned integer data format
- Simple interface to Z8

Interface to Z8. The following is a brief description of the register mapping in the multiply/divide unit and its interface to the Z8 (Figure 16).

The multiply/divide unit is interfaced like a peripheral. The only addressing mode available with the peripheral interface is register addressing. In other words, all of the operands are in the respective registers before a multiplication/division can start.

Register mapping. The registers used in the multiply/divide unit are mapped onto the expanded register file in Bank E. The exact register locations used are shown below.

REGISTER	ADDRESS
MREG0 MREG1 MREG2 MREG2	(E) 00 (E) 01 (E) 02
MREG3 MREG4 MREG5 MDCON GPR GPR	(E) 03 (E) 04 (E) 05 (E) 06 (E) 14 (E) 15





Power Down Modes

[]

HALT. Turns off the internal CPU clock but not the XTAL oscillation. The counter/timers and the external interrupts IRQ0, IRQ1, IRQ2 and IRQ3 remain active. The devices are recovered by interrupts, either externally or internally generated. During HALT mode, /DS, /AS and R//W are HIGH. The outputs retain their preview value, and the inputs are floating.

STOP. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to $10 \ \mu$ A or less. The STOP mode is terminated by a /RESET, which causes the processor to restart the application program at address 000CH.

In order to enter STOP (or HALT) mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user executes a NOP (opcode=OFFH) immediately before the appropriate sleep instruction, i.e.:

Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended pe-

	NOP	; clear the pipeline
6F	STOP	; enter STOP mode
		or
FF	NOP	; clear the pipeline
7F	HALT	; enter HALT mode

riod may affect device reliability.

ABSOLUTE MAXIMUM RATINGS


Symbol	Description	Min	Мах	Units
V _{cc}	Supply Voltage*	-0.3	+7.0	V
T _{stg}	Storage Temp	-65	+150	C
T _A	Oper Ambient Temp	†	†	C

Voltages on all pins with respect to GND.

† See Ordering Information

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin Test Load Diagram (Figure 23).









•

DC ELECTRICAL CHARACTERISTICS V_{cc} = 5.0V \pm 10%

Sym	Parameter	T _A ≃ 0°C to Min	+70°C Max	Typical at 25℃	Units	Conditions
	Max Input Voltage		7		v	ي, 250 µA
сн	Clock Input High Voltage	3.8	V _{cc} 0.8		٧	Driven by External Clock Generator
CL IH	Clock Input Low Voltage	-0.03	0.8		v	Driven by External Clock Generator
IH	Input High Voltage	2.0	V _{cc} 0.8		٧	.,
۶L.	Input Low Voltage	-0.3	0.8		۷	
он	Output High Voltge	2.4			V	l _{он} =-2.0 mA
OH OL	Output High Voltage	V _{cc} -100mV			٧	I _{0H} = ~100 μA
OL	Output Low Voltage		0.4		۷	$I_{0L} = +5 \text{ mA}$
RH	Reset Input High Voltage	3.8	V _{cc}		v	0L
RI	Reset Input Low Voltage	-0.03	V _{cc} 0.8		۷	
	Input Leakage	-2	2	· · · · · · · · · · · · · · · · · · ·	μA	Test at OV, V _{cc}
ι	Output Leakage	-2	2		μA	Test at OV, V _{cc}
ı	Reset Input Current		-80		μA	$V_{\rm H} = 0V$
с	Supply Current		55	35	mA	@ 33 MHz [1]
			40	25	mA	@ 25 MHz [1]
			30	20	mA	@ 20 MHz [1]
:C1	Standby Current (HALT Mod	de)	15	9	mA	HALT Mode V _{IN} = OV, V _{cc} @ 25 MHz [1]
			20	15		HALT Mode $V_{IN} = 0V$, $V_{CC} @ 33$ MHz [1]
			12	7	mA	HALT Mode $V_{N} = 0V$, $V_{cc} @ 20$ MHz [1]
C2	Standby Current (STOP More	de)	10	1	μA	STOP Mode $V_{N} = 0V, V_{cc}$ [1]
1	Auto Latch Current	-16	16	5	μA	N CC LT

Note: [1] All inputs driven to 0V, or V_{cc} and outputs floating.



0

ور."

AC CHARACTERISTICS Additional Timing Diagram 3 Clock G 1 \bigcirc T IN IRQ N

Figure 27. Additional Timing

AC CHARACTERISTICS Additional Timing Table

No	Symbol	Parameter			•	T, = 0°C to	+70° C		Units	Notes
			33 M	/Hz	24 N	lĤz	20 N	Hz		
			Min	Max	Min	Max	Min	Max		
1	ТрС	Input Clock Period	30	1000	42	1000	50	1000	ns	[1]
2	TrC,TfC	Clock Imput Rise & Fall Times		5		10		10	ns	[1]
3	TwC	Input Clock Width	10		11		15		ns	m
4	TwTinL	Timer Input Low Width	75		75		75		ns	[2]
5	TwTinH	Timer Input High Width	3TpC		3TpC		3TpC			[2]
6	TpTin	Timer Input Period	8TpC		8TpC		8TpC			[2]
7	TrTin,TfTin	Timer Input Rise & Fall Times	100		100		100		ns	[2]
8A	TwiL	Interrupt Request Input Low Times	70		70		70		ns	[2,4]
8B	TwiL	Interrupt Request Input Low Times	5TpC		5TpC		5TpC			[2,5]
9	TwiH	Interrupt Request Input High Times	3TpC		3TpC		3TpC			[2,3]

 Notes:

 [1] Clock timing references use 3.8V for a logic 1 and 0.8V for a logic 0.


 [2] Timing references use 2.0V for a logic 1 and 0.8V for a logic 0.

 [3] Interrupt references request via Port 3.

 [4] Interrupt request via Port 3 (P31-P33)'.

 [5] Interrupt request via Port 30.

AC CHARACTERISTICS Handshake Timing Diagrams










Figure 29. Output Handshake Timing

No	Symbol	Parameter	T _A = 0% Min	C to +70℃ Max		Data
1	TsDI(DAV)	Data In Setup Time to /DAV	0		Units	Direction
2	ThDI(DAV)	RDY to Data In Hold Time	U		ns	In
3	TwDAV	/DAV Width	U		ns	In
4	TdDAVIf(RDYf)	/DAV to RDY Delay	40		ns	In
<u></u>				70	ns	In
5	TdDAVIr(RDYr) TdRDYOr(DAVIf)	DAV Rise to RDY Wait Time RDY Rise to DAV Delay		40	ns	In
7	TdD0(DAV)	Data Out to DAV Delay	0		ns	in
3	TdDAV0f(RDYIf)	/DAV to RDY Delay	-	TpC	ns	Out
			0		ns	Out
)	TdRDYIf(DAVOr)	RDY to /DAV Rise Delay		70		
0	TwRDY	RDY Width	40	70	ns	Out
1	TdRDYIr(DAVOf)	RDY Rise to DAV Wait Time	40	10	ns	Out
_				40	ns	Out


EXPANDED REGISTER FILE CONTROL REGISTERS





)

Z8 CONTROL REGISTERS (Continued)





ふい

INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

Symbol Meaning IRR Indirect register pair or indirect workingregister pair address Irr Indirect working-register pair only Х Indexed address DA Direct address RA Relative address IM Immediate R Register or working-register address Working-register address only r IR Indirect-register or indirect working-register address lr Indirect working-register address only RR Register pair or working register pair address

Flags. Control register (R252) contains the following six flags:

Symbol	Meaning
С	Carry flag
Z	Zero flag
S	Sign flag
V	Overflow flag
D	Decimal-adjust flag
н	Half-carry flag
Affected fla	igs are indicated by:
0	Clear to zero
1	Set to one
*	Set to clear according to operation

Unaffected

Undefined


-

х

Symbols. The following symbols are used in describing the instruction set.

Symbol	Meaning
dst	Destination location or contents
src	Source location or contents
сс	Condition code
@	Indirect address prefix
SP	Stack Pointer
PC	Program Counter
FLAGS	Flag register (Control Register 252)
RP	Register Pointer (R253)
IMR	Interrupt mask register (R251)

INSTRUCTION FORMATS



INSTRUCTION SUMMARY

Note: Assignment of a value is indicated by the symbol " \leftarrow ". For example:

dst ← dst + src

indicates that the source data is added to the destination data and the result is stored in the destination location. The

notation "addr (n)" is used to refer to bit (n) of a given operand location. For example:

dst (7)

refers to bit 7 of the destination operand.

Instruction	Address	•	Flags						Instruction		lress	•	Flags					
and Operation	Mode dst src	Byte (Hex)		fect Z		v	D	н	and Operation	Mode dst src	Byte (Hex)		fec Z			D	ł	
ADC dst, src dst←dst + src +C	†	1[]	*	*	*	*	0	*	INC dst dst←dst + 1	r R		rE r = 0 - F 20	-	*	*	*	-	
ADD dst, src dst⊷dst + src	†	0[]	*	*	*	*	0	*		IR		21						
			-	.1.					INCW dst	RR		A0 A1	-	*	*	*	-	
AND dst, src dst←dst AND src	†	5[]	-	*	Ŧ	0	-	-	dst←dst + 1 IRET	IR		BF		*				
CALL dst	DA	D6	-	-	-	-	-	-	FLAGS←@SP;			DF	-1-	ጥ	Ŧ	Ť	*	
SP←SP - 2	IRR	D4							SP←SP + 1									
ØSP←PC,									PC ←@ SP;									
PC←dst									SP←SP + 2;									
CCF		EF	*			-			IMR(7)←1									
C←NOT C									JP cc, dst	DA		cD	-	-	-	-	-	
									if cc is true			c = 0 - F						
CLR dst	R	B0	-	-	-	-	•	-	PC←dst	IRR		30						
dst⊷0	IR	B1							2D an dat	RA		сВ						-
COM dst	R	60		*	¥	0	-		JR cc, dst if cc is true,	HA		сь с=0-F	-	-	-	-	-	
dst←NOT dst	IR	61	-	T	T	Ŭ	-	-	PC←PC + dst			0-0-1						
		01							Range: +127,									
CP dst, src dst - src	t	A[]	*	*	*	*	-	-	-128									
									LD dst, src	5	lm D	rC	-	-	•	-	-	
DA dst	R IR	40 41	*	*	*	X	-	-	dst←src	r R	R r	r8 r9						
dst←DA dst	in	41									'	r=0-F						
DEC dst	R	00	-	*	*	*				r	х	C7						
dst⊷dst - 1	IR	01								х	r	D7						
										r	lr	E3						
DECW dst	RR	80	-	*	*	*	•	-		lr	r	F3						
dst←dst - 1	IR	81								R	R	E4						
		8F				-				R R	IR IM	E5 E6						
DI IMR(7)←0		ог	-	-	-	•	•	-		IR	IM	E7						
1013(7)~0										IR	R	F5						
DJNZr, dst	RA	rA	-	-	-	-	-	-										
r←r - 1		r = 0 - F							LDC dst, src	r	Irr	C2	-	-	-	•	-	
ifr≠0									LDCI dst, src	lr	Irr	СЗ			_		_	
PC←PC + dst Range: +127,									dst←src			00	-	-	-	-	-	
-128									r←r +1; rr←r + 1									
El		9F	-	-	-	-	-	-										
IMR(7)←1																		
HALT		7F	-	-	-	-	-	-										

INSTRUCTION SUMMARY (Continued)


Ver

INSTRUCTION SUMMARY (Continued)


and Operation	Address Mode dst src		Opcode Byte (Hex)			tec					Instruction and Operation		Address Mode	Opcode Byte (Hex)	Flags					
	ast	SIC		С	z	s	1	/	D	н			dst src	,,				ŝ١	/ 1	D
NOP			FF	-	•	-	-		-	-	STOP			6F	-	-		-		
OR dst, src	 †	·····,	4[]	-	*	*	C) .		_	SUB dst, s			2[1						
dst←dst OR src											dst⊷dst⊷		1	2[]	ж	*	*	: *	< .	:
POP dst	R		50	-	-	-				-	SWAP dst		 R	F0	~					
dst←@SP;	IR		51										IR	FU F1	X	ж	*	×		
SP←SP + 1											7 4	3 0	10	F 1						
PUSH src		R	70	-	_	-	-	-		_	L									
SP←SP - 1;		IR	71								TCM dst, s		+						_	
ØSP←src											(NOT dst)		†	6[]	-	*	*	0	-	-
RCF									. ,		AND src									
icr C←0			CF	0	-	-	-	-		-										
<i>,</i> ←0											TM dst, sro		†	7[]	-	*	*	0	-	-
RET			AF							_	dst AND sr	C								
C←@SP:				-	-	-	-	-		-		_							_	
P←SP + 2											XOR dst, s	°C	t	B[]	-	*	*	0	-	-
											dst←dst XOR src									
L dst	R	_	90	*	*	*	*	-			AUR SIC									
	IR		91																	
											+ Those inst	uctions				sinc		ode	- -	
											i nese inst	uctions	nave an identi	cal set of add	ress		1 1 1 10			/hic
											areencoded	for brevit	y. The first opd	ical set of add code nibble is f	fou in	nd ir	h the	aina	stru	otio
RLC dst	R			*	*	*	*	-	-		set table abo	tor brevit ve. The s	y. The first ope second nibble	code nibble is f	our	nd ir nbo	n the dica	e ins	stru	ctio
ILC dst	R IR		10 11	*	*	*	*	-	-		set table abo	for brevit ve. The s and its va	y. The first opo second nibble alue is found i	code nibble is f	our	nd ir nbo	n the dica	e ins	stru	ctio
	IR		11					_			are encoded set table abo in this table, a applicable ac For example,	tor brevit ve. The s and its va ddressing the opc	y. The first opo second nibble alue is found i g mode pair. code of an AC	code nibble is f is expressed n the following DC instruction	four syn tab	nd ir nbo ole t	n the lica lo th	e ins illy t ne le	stru by a eft o	ctio '[f th
€ R dst	IR R		11 E0	*				_			are encoded set table abo in this table, a applicable ac For example,	tor brevit ve. The s and its va ddressing the opc	y. The first opo second nibble alue is found i g mode pair.	code nibble is f is expressed n the following DC instruction	four syn tab	nd ir nbo ole t	n the lica lo th	e ins illy t ne le	stru by a eft o	ctio ('[If th
	IR		11					_			are encoded set table abo in this table, a applicable ac For example,	tor brevit ve. The s and its va ddressing the opc	y. The first opo second nibble alue is found i g mode pair. code of an AC	code nibble is f is expressed n the following DC instruction	four syn tab	nd ir nbo ole t	n the lica lo th	e ins illy t ne le	stru by a eft o	ctio ('[If th
₽ dst	IR R IR		11 E0 5 E1	* :	*	*	*				are encoded set table abo in this table, a applicable ad For example, modes r (des	for brevit ve. The s and its va ddressing the opc tination) Mode	y. The first opo second nibble alue is found i g mode pair. code of an AC	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab	nd ir nbo ble t ng t	h the	e ins illy t ne le ado	stru by a eft o	ctio '[f th
R dst RC dst	IR R IR R		11 E0 == E1 C0 ==		*	*	*				are encoded set table abo in this table, a applicable ac For example, modes r (des	for brevit ve. The s and its va ddressing the opc tination)	y. The first opo second nibble alue is found i g mode pair. code of an AC	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab	nd ir nbo ble t ng t	h the	e ins illy t ne le ado	stru by a eft o	ctio
$\begin{bmatrix} \mathbf{C}_{\mathbf{r}} & \mathbf{T}_{\mathbf{r}} & \mathbf{T}_{\mathbf{r}} \end{bmatrix}$ $\mathbf{R} \text{ dst}$ $\begin{bmatrix} \mathbf{c}_{\mathbf{r}} & \mathbf{C}_{\mathbf{r}} & \mathbf{T}_{\mathbf{r}} \end{bmatrix}$ $\mathbf{RC} \text{ dst}$ $\begin{bmatrix} \mathbf{c}_{\mathbf{r}} & \mathbf{C}_{\mathbf{r}} & \mathbf{T}_{\mathbf{r}} \end{bmatrix}$	IR R IR		11 E0 5 E1	* :	*	*	*				are encoded set table abo in this table, a applicable ad For example, modes r (des	for brevit ve. The s and its va ddressing the opc tination) Mode	y. The first opo second nibble alue is found i g mode pair. code of an AC	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab	nd ir nbo ble t ng t Lu	h the	e ins illy t ne le adc er Nib	stru by a eft o	ctio
Image: Control of the second secon	IR R IR R		11 E0 :: E1 C0 :: C1	* :	*	*	*	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst	tor brevit ve. The s and its va ddressing the opc tination) s Mode src	y. The first opo second nibble alue is found i g mode pair. code of an AC	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab	nd ir nbo ble t ng t Lu	he	e ins illy t ne le adc er Nib	stru by a eft o	ctio '[f th
Image: Control of the second secon	IR R IR R IR		11 E0 :: E1 C0 :: C1 ::	* :	*	*	*	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst	tor brevit ve. The s and its va ddressing the opc tination) s Mode src	y. The first opo second nibble alue is found i g mode pair. code of an AC	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab	nd ir nbo ble 1 ng 1	he	e ins illy t ne le adc er Nib	stru by a eft o	ctio '[f th
$\mathbf{R} \operatorname{dst}$	IR R IR R IR		11 E0 E1 C0 :: C1 3[] ;	* :	*	*	*	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst	tor brevit ve. The s and its va ddressing the opc tination) s Mode src	y. The first opo second nibble alue is found i g mode pair. code of an AC	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab	nd ir nba ble t ng t	he ow	e ins illy t ne le adc er Nib	stru by a eft o	ctio '[f th
$\mathbf{F} = \mathbf{F} = \mathbf{F}$ $\mathbf{F} = \mathbf{F}$	IR R IR R IR		11 E0 E1 C0 :: C1 3[] ;	* :	*	*	*	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst r r R	tor brevit ve. The s and its va ddressing the opc tination) s Mode src r Ir R	y. The first opo second nibble alue is found i g mode pair. code of an AC	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab	La	the lica to the he [2] [3]	e ins illy t ne le adc er Nib	stru by a eft o	ctio '[f th
$\begin{bmatrix} \hline c \\ + \hline 7 \\ 0 \end{bmatrix} + \begin{bmatrix} \hline r \\ -c \\ $	IR R IR R IR		11 E0 :: E1 C0 :: C1 :: DF ::	* :	*	* *	* *	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst r r	tor brevit ve. The s and its va Idressing the opc tination) s Mode src r Ir	y. The first opo second nibble alue is found i g mode pair. code of an AC	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab	La	hthe he [2]	e ins illy t ne le adc er Nib	stru by a eft o	ctio '[f th
$\begin{bmatrix} \hline c \\ \bullet \\ \hline c \\ c \\$	IR R IR IR †		11 E0 :: E1 C0 :: C1 :: DF ::	* :	*	* *	* *	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst r r R	tor brevit ve. The s and its va ddressing the opc tination) s Mode src r Ir R	y. The first opo second nibble alue is found i g mode pair. code of an AC	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab	La	1 the lica to the the [2] [3] [4]	e ins illy t ne le adc er Nib	stru by a eft o	ctio '[
$\begin{bmatrix} \hline c + \hline 7 & 0 \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \hline \hline r \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \hline \hline r \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \hline \hline r \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \hline \hline r \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \hline \hline r \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \hline \hline r \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \hline \hline r \end{bmatrix} + \hline \hline r \end{bmatrix} + \hline \hline r \hline r \hline r \end{bmatrix} + \hline \hline r \hline r \hline r \hline r \end{bmatrix} + \hline \hline r \hline r$	IR R IR IR T		111 E0 = = = = = = = = = = = = = = = = = = =	* :	*	* *	* *	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst r r R R R	tor brevit ve. The s and its ve ddressing the opc tination) s Mode src r Ir Ir R IR IR	y. The first opo second nibble alue is found i g mode pair. code of an AC	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab	nd ir nbo ble t ng t Lo	1 the lica to the ow de [2] [3] [4] [5]	e ins illy t ne le adc er Nib	stru by a eft o	ctio '[f th
$\begin{bmatrix} c \\ + \\ 7 \\ 0 \end{bmatrix} + \begin{bmatrix} c \\ - \\ 0 \end{bmatrix}$ $\begin{bmatrix} c \\ - \\ 7 \\ 0 \end{bmatrix}$ $\begin{bmatrix} c \\ - $	IR R IR IR T		111 E0 = = = = = = = = = = = = = = = = = = =	* :	*	* *	* *	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst r r R R	tor brevit ve. The s and its va ddressing the opc tination) s Mode src r Ir Ir R IR	y. The first opo second nibble alue is found i g mode pair. code of an AC	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab	nd ir nbo ble t ng t Lo	1 the lica to the the [2] [3] [4]	e ins illy t ne le adc er Nib	stru by a eft o	ctia '[f th

))

PACKAGE INFORMATION



40-Pin DIP Package Diagram



44-Pin PLCC Package Diagram

Ĵ

Notes:

ZILOG DOMESTIC SALES OFFICES AND TECHNICAL CENTERS

CALIFORNIA Agoura Campbell Irvine	
COLORADO Boulder	
FLORIDA Largo	813-585-2533
GEORGIA Norcross	404-448-9370
ILLINOIS Schaumburg	708-517-8080
MINNESOTA Minneapolis	612-944-0737
NEW HAMPSHIRE Nashua	603-888-8590
OHIO Independence	216-447-1480
OREGON Portland	503-274-6250
PENNSYLVANIA Ambler	215-653-0230
TEXAS Dallas	214-987-9987
WASHINGTON Seattle	206-523-3591

INTERNATIONAL SALES OFFICES

CANADA Toronto
GERMANY Munich
JAPAN Tokyo81-3-3587-0528
HONG KONG Kowloon
KOREA Seoul
SINGAPORE Singapore
TAIWAN Taipei
UNITED KINGDOM Maidenhead

© 1992 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of mer-

DC-2508-03

chantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056

I