
Zilog - Z86C9325FSG Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	25MHz
Connectivity	EBI/EMI, UART/USART
Peripherals	·
Number of I/O	24
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	236 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	·
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86c9325fsg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

201ics

PRODUCT SPECIFICATION

Z86C93 CMOS Z8® MULTIPLY/DIVIDE MICROCONTROLLER

FEATURES

- Complete microcontroller, up to 24 I/O lines, and up to 64 Kbytes of addressable external space each for program and data memory.
- 16-bit x 16-bit hardwired multiplier with 32-bit product in 17 clock cycles.
- 32-bit x 16-bit hardwired divider with 16-bit quotient and 16-bit remainder in 20 clock cycles.
- 256-byte register file, including 236 general-purpose registers, up to three I/O port registers and 16 status and control registers.
- 17-byte Expanded Register File, including two generalpurpose registers and 15 status and control registers.
- Vectored, priority interrupts for I/O, counter/timers and UART.
- On-chip oscillator that accepts crystal or external clock drive.

- Two 16-bit counter timers with 6-bit prescalers.
- Third 16-bit counter/timer with 4-bit prescaler, one capture register and a fast decrement mode.
- Register Pointer for short, fast instructions that can access any one of the sixteen working register groups.
- Additional emulation signals SCLK, IACK, and /SYNC are made available.
- Two low power standby modes, STOP and HALT
- Full-duplex UART
- 3.3 ± 10% volt operation at 25 MHz
- 5.0 ± 10% volt operation at 20, 25 and 33 MHz

GENERAL DESCRIPTION

The Z86C93 is a CMOS ROMless Z8 microcontroller enhanced with a hardwired 16-bit x 16-bit multiplier and 32-bit/16-bit divider and three 16-bit counter timers (Figure 1). A capture register and a fast decrement mode is also provided. It is offered in 40-pin PDIP, 44-pin PLCC, 44-pin QFP and 48-pin VQFP (Figures 2, 3, 4, 5 and 6). Besides the four additional signals (SCLK, IACK, /SYNC and /WAIT), the Z86C93 is compatible with the Z86C91, yet it offers a much more powerful mathematical capability.

The Z86C93 provides up to 16 output address lines permitting an address space of up to 64 Kbytes of data and program memory each. Eight address outputs (AD7-AD0) are provided by a multiplexed, 8-bit, Address/Data bus. The remaining 8 bits can be provided by the software configuration of Port 0 to output address bits A15-A8.

PIN DESCRIPTION (Continued)




Figure 4. 44-Pin PLCC

Table 2. 44-Pin PLCC Pin Identification

No	Symbol	Function	Direction	No	Symbol	Function	Direction
1	V _{cc}	Power Supply	Input	14-16	P00-P02	Port 0 pin 0,1,2	In/Output
2	XTĂĽ2	Crystal, Osc. Clock	Output	17	IACK	Int. Acknowledge	Output
3	XTAL1	Crystal, Osc. Clock	Input	18-22	P03-P07	Port 0 pin 3,4,5,6,7	In/Output
4	P37	Port 3 pin 7	Output	23-27	P10-P14	Port 1 pin 0,1,2,3,4	In/Output
5	P30	Port 3 pin 0	Input	28	/SYNC	Synchronize Pin	Output
6	SCLK	System Clock	Output	29-31	P15-P17	Port 1 pin 5,6,7	In/Output
7	/RESET	Reset	Input	32	P34	Port 3 pin 4	Output
8	R//W	Read/Write	Output	33	P33	Port 3 pin 3	Input
9	/DS	Data Strobe	Output	34-38	P20-P24	Port 2 pin 0,1,2,3,4	In/Output
10	/AS	Address Strobe	Output	39	N/C	Not Connected (20 MH	
11	P35	Port 3 pin 5	Output	00	M/AIT	WAIT (25 or 33 MHz)	Input
12	GND	Ground GND	Input	40-42	P25-P27	Port 2 pin 5,6,7	In/Output
13	P32	Port 3 pin 2	Input	43	P31	Port 3 pin 1	Input
	······		·	44	F36	Port 3 pin 6	Output

. . .

<u>ت. ج</u>ا




Figure 5. 44-Pin QFP

Table 3.	44-Pin	QFP	Pin	Identification

No	Symbol	Function	Direction	No	Symbol	Function	Direction
1 2 3 4	/RESET R//W /DS /AS	Reset Read/Write Data Strobe Address Strobe	Input Output Output Output	26 27 28-32 33	P34 P33 P2C-P24 N/C	Port 3 pin 4 Port 3 pin 3 Port 2 pin 0,1,2,3,4 Not Connected (20 MH	Output Input In/Output z)Input
5 6 7 8-10	P35 GND P32 P00-P02	Port 3 pin 5 Ground GND Port 3 pin 2 Port 0 pin 0,1,2	Input Input Input In/Output	34-36 37 38	/WAIT P25-P27 P31 P36	WAIT (25 or 33 MHz) Port 2 pin 5,6,7 Port 3 pin 1 Port 3 pin 6	Input In/Output Input Output
11 12-16 17-21	IACK P03-P07 P10-P14	Int. Acknowledge Port 0 pin 3,4,5,6,7	Output In/Output	39 40	V _{pc} XTAL2	Power Supply Crystal, Osc. Clock	Input Output
22 23-25	/SYNC P15-P17	Port 1 pin 0,1,2,3,4 Synchronize Pin Port 1 pin 5,6,7	In/Output Output In/Output	41 42 43 44	XTAL1 P37 P30 SCLK	Crystal, Osc. Clock Port 3 pin 7 Port 3 pin 0 System Clock	Input Output Input Output




Figure 6. 48-Pin VQFP Package

Table 4. 4	18-Pin	VQFP	Pin	Identification
------------	--------	------	-----	----------------

No	Symbol	Function	Direction	No	Symbol	Function	Direction
1	N/C	Not Connected	Input	25	N/C	Not Connected	Input
2	/RESET	Reset	Input	26-28	P15-P17	Port 1 pin 5,6,7	In/Output
3	R/W	Read/Write	Output	29	P34	Port 3 pin 4	Output
4	/DS	Data Strobe	Output	30	P33	Port 3 pin 33	Input
5	/AS	Address Strobe	Output	31-35	P20-P24	Port 2 pin 0,1,2,3,4	In/Output
6	P35	Port 3 pin 5	Input	36	N/C	Not Connected (20 MH	z)Input
7	GND	Ground GND	Input		/W/AIT	WAIT (25 or 33 MHz)	Input
8	P32	Port 3 pin 2	Input	37-39	P25-P27	Port 2 pin 5,6,7	In/Output
9-11	P00-P02	Port 0 pin 3,4,5,6	In/Output	40	F'31	Port 3 pin 1	Input
12	IACK	Int. Acknowledge	Output	41	P'36	Port 3 pin 6	Output
13-16	P03-P06	Port 0 pin 3,4,5,6	In/Output	42	N/C	Not Connected	Input
13-10	N/C	Not Connected	Input	43	V _{cc}	Power Supply	Input
18	P07	Port 0 pin 7	In/Output	44	XTĂĽ2	Crystal, Osc. Clock	Output
19-23	P10-P14	Port 1 pin 0,1,2,3,4	In/Output	45	XTAL1	Crystal, Osc. Clock	Input
24	/SYNC	Synchronize Pin	Output	46	F'37	Port 3 pin 7	Output
				47	F'30	Port 3 pin 0	Input
				48	SCLK	System Clock	Output

<u>к</u> У




Figure 7. Port 0 Configuration

8

•

100

e de la composición de la comp

Port 2. (P20-P27). Port 2 is an 8-bit, bit programmable, bidirectional, TTL compatible port. Each of these eight I/O lines can be independently programmed as an input or output or globally as an open-drain output. Port 2 is always available for I/O operation. When used as an I/O port, Port 2 is placed under handshake control. In this configuration, Port 3 lines P31 and P36 are used as the handshake control lines /DAV2 and RDY2. The handshake signal

assignment for Port 3 lines P31 and P36 is dictated by the direction (input or output) assigned to P27 (Figure 9).

12

The Auto Latch on Port 2 puts valid CMOS levels on all CMOS inputs which are not externally driven. Whether this level is 0 or 1, cannot be determined. A valid CMOS level, rather than a floating node, reduces excessive supply current flow in the input buffer.





Figure 9. Port 2 Configuration

Port 3 P30-P37. Port 3 is an 8-bit, TTL compatible four fixed input and four fixed output ports. These eight I/O lines have four fixed (P30-P33) input and four fixed (P34-P37) output

ports. Port 3 pins P30 and P37 when used as serial I/O, are programmed as serial in and serial out, respectively (Figure 10 and Table 5).






Figure 10. Port 3 Configuration

Pin #	I/O	CTC1	Int.	POHS	P2HS	UART	Ext.
P30	In		IRQ3			Serial In	
P31	In	T _{IN}	IRQ2		D/R		
P32	In	IN	IRQ0	D/R			
P33	In		IRQ1	-,			
P34	Out						DM
P35	Out			R/D			2
P36	Out	Tout		–	R/D		
P37	Out	001			.,0	Serial Out	

Port 3 is configured under software control to provide the following control functions: handshake for Ports 0 and 2 (/DAV and RDY); four external interrupt request signals (IRQ0-IRQ3); timer input and output signals (T_{IN} and T_{OUT}), and Data Memory Select (/DM).


Port 3 lines P30 and P37 can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/ transmitter operation. The bit rate is controlled by the Counter/Timer 0.

The Z86C93 automatically adds a start bit and two stop bits to transmitted data (Figure 10). Odd parity is also available as an option. Eight data bits are always transmitted,

regardless of parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.

The Auto Latch on Port 3 puts a valid CMOS level on all CMOS inputs that are not externally driven. Whether this level is zero or one, cannot be determined. A valid CMOS level rather than a floating node reduces excessive supply current flow in the input buffer.





Expanded Register File. The register file has been expanded to allow for additional system control registers, and for mapping of additional peripheral devices along with I/O ports into the register address area (Figure 13). The Z8 register address space R0 through R15 has now been implemented as 16 groups of 16 registers per group. These register groups are known as the ERF (Expanded Register File). Bits 7-4 of register RP select the working register group. Bits 3-0 of register RP select the expanded register group (Figure 14). The registers that are used in the multiply/divide unit reside in the Expanded Register File at Bank E and those for the additional timer control words reside in Bank D. The rest of the Expanded Register is not physically implemented and is open for future expansion.


Register File. The Register File consists of four I/O port registers, 236 general-purpose registers and 16 control

and status registers. The instructions can access registers directly or indirectly via an 8-bit address field. The Z86C93 also allows short 4-bit register addressing using the Register Pointer (Figure 15). In the 4-bit mode, the Register File is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working-register group.

Note: Register Group E0-EF can only be accessed through working registers and indirect addressing modes.


Stack. The Z86C93 has a 16-bit Stack Pointer (R254-R255), used for external stack, that resides anywhere in the data memory. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 236 generalpurpose registers (R4-R239). The high byte of the Stack Pointer (SPH, Bits 8-15) can be used as a general-purpose register when using internal stack only.

ADDRESS SPACE (Continued)



 \sim

Figure 13. Register File





2

 \checkmark






Figure 15. Register Pointer

FUNCTIONAL DESCRIPTION (Continued)

DIVZR. Division by Zero (D0). When set to 1, this indicates an error of division by 0. This bit is read only.

Example:

Upon reset, the status of the MDCON register is 100uuu00b (D7 to D0).

- u = Undefined
- x = Irrelevant
- b = Binary

If multiplication operation is desired, the MDCON register is set to 010xxxxxb.

If the MDCON register is READ during multiplication, it would have a value of 000uuu00b.

Upon completion of multiplication, the result of the MDCON register is 100uuu00b.

If division operation is desired, the MDCON register is set to 001xxxxxb.

During division operation, the register would contain 000uu??b (?-value depends on the DIVIDEND, DIVISOR).

Upon completion of division operation, the MDCON register contains 100uuv??b.

Note that once the multiplication/division operation starts, all data registers (MREG5 through MREG0) are writeprotected and so are the writable bits of the MDCON register. The write protection is released once the math unit operation is complete. However, the registers may be read at any time.

A multiplication sequence would look like:

- 1. Load multiplier and multiplicand.
- Load MDCON register to start multiply operation.
 Wait for the DONE bit of the MDCON register to be set to 1 and then read results.

Note that while the multiply/divide operation is in progress, the programmer can use the Z8 to do other things. Also, since the multiplication/division takes a fixed number of cycles, he can start reading the results before the DONE bit is set.

During a division operation, the error flag bits are set at the beginning of the division operation which means the flag bits can be checked by the Z8 while the division operation is being done.

The two general purpose registers can be used as scratch pad registers or as external data memory address pointers during an LDE instruction. MREG0 through MREG5, if not used for multiplication or division, can be used as general purpose registers.

Performance of multiplication. The actual multiplication takes 17 internal clock cycles. It is expected that the chip would run at a 10 MHz internal clock frequency (external clock divided by two). This results in an actual multiplication time (16-bit x 16-bit) of 1.7 μ s. If the time to load operands and read results is included:

Number of internal clock cycles to load 5 registers: 30 Number of internal clock cycles to read 4 registers: 24

The total internal clock cycles to perform a multiplication is 71. This results in a net multiplication time of 7.1 μ s. Note that this would be the worst case. This assumes that all of the operands are loaded from the external world as opposed to some of the operands being already in place as a result of a previous operation whose destination register is one of the math unit registers.

Performance of division. The actual division needs 20 internal clock cycles. This translates to $2.0 \,\mu s$ for the actual division at 10 MHz (internal clock speed). If the time to load operands and read results is included:

Number of internal clock cycles to load operands: 42 Number of internal clock cycles to read results: 24

The total internal clock cycles to perform a division is 86. This translates to $8.6 \ \mu s$ at 10 MHz.

Counter/Timers

This section describes the enhanced features of the counter/ timers (CTC) on the Z86C93. It contains the register mapping of CTC registers and the bit functions of the newly added Timer2 control register.

In a standard Z8, there are two 8-bit programmable counter/ timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler is driven by internal or external clock sources; however, the T0 prescaler is driven by the internal clock only.

The 6-bit prescalers divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of the count, a timer interrupt request IRQ4 (T0) or IRQ5 (T1), is generated.

Power Down Modes

[]

HALT. Turns off the internal CPU clock but not the XTAL oscillation. The counter/timers and the external interrupts IRQ0, IRQ1, IRQ2 and IRQ3 remain active. The devices are recovered by interrupts, either externally or internally generated. During HALT mode, /DS, /AS and R//W are HIGH. The outputs retain their preview value, and the inputs are floating.

STOP. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to $10 \ \mu$ A or less. The STOP mode is terminated by a /RESET, which causes the processor to restart the application program at address 000CH.

In order to enter STOP (or HALT) mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user executes a NOP (opcode=OFFH) immediately before the appropriate sleep instruction, i.e.:

Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended pe-

	NOP	; clear the pipeline
6F	STOP	; enter STOP mode
		or
FF	NOP	; clear the pipeline
7F	HALT	; enter HALT mode

riod may affect device reliability.

ABSOLUTE MAXIMUM RATINGS

Symbol	Description	Min	Мах	Units
V _{cc}	Supply Voltage*	-0.3	+7.0	V
T _{stg}	Storage Temp	-65	+150	C
T	Oper Ambient Temp	+	+	C

Voltages on all pins with respect to GND.

† See Ordering Information

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin Test Load Diagram (Figure 23).




Figure 23. Test Load Diagram





-

•

DC ELECTRICAL CHARACTERISTICS V_{cc} = 5.0V \pm 10%

Sym	Parameter	T _A ≃ 0°C to Min	+70°C Max	Typical at 25℃	Units	Conditions
	Max Input Voltage		7		V	ي 250 µA
/ _{сн}	Clock Input High Voltage	3.8	V _{cc} 0.8		٧	Driven by External Clock Generator
	Clock Input Low Voltage	-0.03	0.Š		v	Driven by External Clock Generator
/ IH	Input High Voltage	2.0	Vcc		v	.,
/ 1L	Input Low Voltage	-0.3	V _{cc} 0.8		۷	
он	Output High Voltge	2.4			V	l=-2.0 mA
он OL	Output High Voltage	V _{cc} -100mV			٧	I _{он} =-2.0 mA I _{он} = -100 µA
OL	Output Low Voltage		0.4		٧	$I_{0L} = +5 \text{ mA}$
вн	Reset Input High Voltage	3.8	V _{cc}		v	
RI	Reset Input Low Voltage	-0.03	0.8		۷	
	Input Leakage	-2	2	· · · · · · · · · · · · · · · · · · ·	μA	Test at OV, V _{cc}
ι	Output Leakage	-2	2		μA	Test at OV, V _{cc}
ı	Reset Input Current		-80		μA	$V_{RL} = 0V$
с	Supply Current		55	35	mA	@ 33 MHz [1]
			40	25	mA	@ 25 MHz [1]
			30	20	mA	@ 20 MHz [1]
C1	Standby Current (HALT Mod	le)	15	9	mA	HALT Mode V _{IN} = 0V, V _{cc} @ 25 MHz [1]
			20	15		HALT Mode $V_{IN} = 0V$, $V_{CC} @ 33$ MHz [1]
			12	7	mA	HALT Mode $V_{N} = 0V$, $V_{cc} @ 20$ MHz [1]
C2	Standby Current (STOP Mod	ie)	10	1	μA	STOP Mode $V_{N} = 0V, V_{CC}$ [1]
1	Auto Latch Current	-16	16	5	μA	N CC LT

Note: [1] All inputs driven to 0V, or V_{cc} and outputs floating.

Ç,


- 0	•
£	
1	111
<u>ر</u>	<i>i</i>

4	t.,	
ξ.	1.2	

AC CHARACTERISTICS
External I/O or Memory Read and Write; DSR/DSW; WAIT Timing Table

				$T_A = 0^{\circ}C \text{ to } +70^{\circ}C$						
No	Sym	Parameter	33 I Min	MHz Max		MHz Max	20 Min	MHz Max	Typical V _{cc} =5.0V @ 25°C	Units
1	TdA(AS)	Address Valid To /AS Rise Delay	13		22	··	26			ns
2	TdAS(A)	/AS Rise To Address Hold Time	20		25		28			ns
3 4	TdAS(DI)	/AS Rise Data in Req'd Valid Delay		90		130		160		ns
4	TwAS	/AS Low Width	20		28		36			ns
5	TdAZ(DSR)	Address Float To /DS (Read)	0	_	0		0			
6	TwDSR	/DS (Read) Low Width	65		100		130			ns
7	TwDSW	/DS (Write) Low Width	40		65		75			ns
8	TdDSR(DI)	/DS (Read) To Data in Reg'd Valid Delay		30		78		100		ns
9	ThDSR(DI)	/DS Rise (Read) to Data In Hold Time	0		0	4	0			ns
10	TdDS(A)	/DS Rise To Address Active Delay	25		34		40			ns
11	TdDS(AS)	/DS Rise To /AS Delay	16		30		36			ns
12	TdR/W(AS)	R/W To /AS Rise Delay	12		26		32			ns
13	TdDS(R/W)	/DS Rise To R/W Valid Delay	12		30		36			ns
14	TdDO(DSW)	Data Out To /DS (Write) Delay	12		34		40			ns
15	ThDSW(DO)	/DS Rise (Write) To Data Out Hold Time	12		34		40			ns
16	TdA(DI)	Address To Data In Req'd Valid Delay		110		160		200		ns
17	TdAS(DSR)	/AS Rise To /DS (Read) Delay	20		40		48			ΠS
18	TaDI(DSR)	Data In Set-up Time To /DS Rise Read	16		30		36			ns
19	TdDM(AS)	/DM To /AS Rise Delay	10		22		26			ns
20	TdDS(DM)	/DS Rise To /DM Valid Delay							34*	ns
21	ThDS(A)	/DS Rise To Address Valid Hold Time							34*	ns
22	TdXT(SCR)	XTAL Falling to SCLK Rising							20*	ns
23	TdXT(SCF)	XTAL Falling to SCLK Falling							23*	ns
24	TdXT(DSRF)	XTAL Falling to/DS Read Falling							29*	ns
25	TdXT(DSRR)	XTAL Falling to /DS Read Rising							29*	ns
26 27	TdXT(DSWF)	XTAL Falling to /DS Write Falling							29*	ns
27 28	TdXT(DSWF) TsW(XT)	XTAL Falling to /DS Write Rising							29*	ns
20 29	TSW(XT)	Wait Set-up Time Wait Hold Time							10*	ns
30	TwW	Wait Hold Time Wait Width (One Wait Time)							15*	ns
									25*	ns

Notes: When using extended memory timing add 2 TpC. Timing numbers given are for minimum TpC. * Preliminary value to be characterized.




 \sim

 \sim


~:

.,


Figure 25. XTAL/SCLK To DSR and DSW Timing



EXPANDED REGISTER FILE CONTROL REGISTERS



INSTRUCTION FORMATS



INSTRUCTION SUMMARY

Note: Assignment of a value is indicated by the symbol " \leftarrow ". For example:

dst ← dst + src

indicates that the source data is added to the destination data and the result is stored in the destination location. The

notation "addr (n)" is used to refer to bit (n) of a given operand location. For example:

dst (7)


refers to bit 7 of the destination operand.

INSTRUCTION SUMMARY (Continued)


and Operation	Мо		Opcode Byte (Hex)) A1		tec					Instructio and Opera		Address Mode	Opcode Byte (Hex)		ag ffe		d		
	ast	SIC		c	Z	s	\	/ 1	D	н			dst src	,,				v	D)
NOP			FF	-	•	-	-	-	•	-	STOP			6F	-	-	-	-	-	
OR dst, src			4[]	_	*	*	0			_	SUB dst, s		+	2[1						
dst←dst OR src											dst⊷dst⊷		1	2[]	ж	*	*	*	1	:
POP dst	R		50	-	-	-	-			-	SWAP dst		R	F0	~					-
dst←@SP;	IR		51								син ust г		IR	FU F1	X	ж	*	Х	-	
SP←SP + 1											· · ·	3 0		FI						
PUSH src		R	70	-	_	_					L]								
SP←SP - 1;		IR	71								TCM dst, s						·· .			
ØSP←src											(NOT dst)		†	6[]	-	*	*	0	-	-
RCF						_					AND src									
C←0			CF	0	-	-	-	-		-										
, ~ _U											TM dst, src		†	7[]	-	*	*	0	-	-
IET			AF								dst AND sr	C								
°C←@SP:			7.0	-	-	-	-	-		-	XOD 1								_	
P←SP + 2											XOR dst, s dst←dst	rc	t	B[]	-	*	*	0	-	-
IL dst	R		90	*							XOR src									
	IR		91	ጥ	Ŧ	*	ж	-	-	•										
			01														_			_
											† These inst	ructions	have an identi	ical set of add	ress	sinc	m	des	wł	hic
			10								areencoded	tor brevit	ty. The first ood	ical set of add code nibble is f	fou in	id ir	h the	ine	ruc	tio
ILC dst	R IR		10 11	*	*	*	*	-	-		set table abo in this table, a	for brevit ve. The s and its v	ty. The first opo second nibble alue is found i	ical set of add code nibble is f is expressed n the following	our	id ir	the lica	insi IIv h	truc	tio 'f
LC dst				*	*	*	*	-	-		are encoded set table abo in this table, a applicable ac	for brevit ve. The s and its v ddressin	ty. The first opo second nibble alue is found i g mode pair.	code nibble is f is expressed n the following	four syn tab	id ir ibo ile t	n the lica .o th	ins Ily b e lei	truc y a t of	tio '[th
			11	*							are encoded set table abo in this table, a applicable ac For example,	tor brevit ve. The s and its va ddressin- the opc	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed n the following DC instruction	four syn tab	id ir ibo ile t	n the lica .o th	ins Ily b e lei	truc y a t of	tio '[th
	IR		11								are encoded set table abo in this table, a applicable ac For example,	tor brevit ve. The s and its va ddressin- the opc	ty. The first opo second nibble alue is found i g mode pair.	code nibble is f is expressed n the following DC instruction	four syn tab	id ir ibo ile t	n the lica .o th	ins Ily b e lei	truc y a t of	tio '[th
₽ dst	IR R IR		11 E0								are encoded set table abo in this table, a applicable ad For example, modes r (des	for brevit ve. The s and its vi ddressin- the opc tination)	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed n the following DC instruction	four syn tab	nd ir nbo ole t	n the lica .o th	e ins lly b e lei addi	truc y a t of	tio '[th
R dst G L T T T T T T T T T T T T T T T T T T	IR R IR R		11 E0 E1		*	*	*	-			are encoded set table abo in this table, a applicable ac For example, modes r (des	for brevit ve. The s and its vi ddressin- the opc tination)	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab usir	id ir nbo ile t ng t	he :	e ins lly b e lei addi	truc y a t of ess	tio '[th
₽ dst	IR R IR		11 E0 E1	* :	*	*	*	-			are encoded set table abo in this table, a applicable ad For example, modes r (des	tor brevit ve. The s and its va ddressin- the opo tination)	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab usir	Id ir Ibo Ile t Ing t Lo	he i	addi	truc y a t of ess	tio '[th
Image: Control of the second secon	IR R IR R		11 E0 E1 C0 C1	* :	*	*	*	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst	tor brevit ve. The s and its vi ddressin- the opc tination) s Mode src	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab usir	Id ir Ibo Ile t Ing t Lo	he :	addi	truc y a t of ess	tio '[th
Image: Control of the second secon	IR R IR R IR		11 E0 E1 C0 C1	* :	*	*	*	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst	tor brevit ve. The s and its vi ddressin- the opc tination) s Mode src	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab usir	Id ir Ibo Ibo Ibo Ibo Ibo Ibo Ibo Ibo Ibo	he i	addi	truc y a t of ess	tio '[th
$\mathbf{R} \operatorname{dst}$	IR R IR R IR		11 E0 E1 C0 C1 3[] :	* :	*	*	*	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst	tor brevit ve. The s and its vi ddressin- the opc tination) Mode src r	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab usir	Id ir nbo le t La coa	he i	addi	truc y a t of ess	tic '[th
$\mathbf{R} \operatorname{dst}$	IR R IR R IR		11 E0 E1 C0 C1 3[] :	* :	*	*	*	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst r r R	tor brevit ve. The s and its vi ddressin- the opc tination) Mode src r Ir R	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab usir	La	n the lica o th he [2] [3] [4]	addi	truc y a t of ess	tic '[th
$\begin{bmatrix} \hline c + \hline 7 & 0 \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \hline \hline r \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \hline \hline r \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \hline \hline r \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \hline \hline r \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \hline \hline r \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \hline \hline r \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \hline \hline r \end{bmatrix} + \hline \hline r \end{bmatrix} + \hline \hline r \hline r \hline r \end{bmatrix} + \hline \hline r \hline r \hline r \hline r \end{bmatrix} + \hline \hline r \hline r$	IR R IR R IR		11 E0 E1 C0 3[] : DF	* :	*	*	* *	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst r r	tor brevit ve. The s and its ve idression the opco tination) Mode src r Ir	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab usir	La	1 the lica o th he : owe [2] [3]	addi	truc y a t of ess	tic '[th
$\begin{bmatrix} \hline c \\ + \hline 7 \\ 0 \\ + \hline 7 \\ 0 \\ - \hline c \\ - \hline 7 \\ 0 \\ - \hline 7 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\$	IR R IR IR †		11 E0 E1 C0 3[] : DF	* :	*	*	* *	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst r r R	tor brevit ve. The s and its vi ddressin- the opc tination) Mode src r Ir R	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab usir	Ind ir inbo	n the lica o th he [2] [3] [4]	addi	truc y a t of ess	tic '[th
$\begin{bmatrix} c + 7 & 0 + 1 \\ \hline c & 7 & 0 + 1 \\ \hline r & 0 & 0 \\ \hline r & $	IR R IR T R		11 E0 E1 C0 C1 3[] : DF	* :	*	*	* *	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst r r R R	tor brevit ve. The s and its ve ddressin- the opc tination) Mode src r Ir R IR	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab usir	Id ir Inbo Ing t	1 the lica of the	addi	truc y a t of ess	tio '[th

))

PACKAGE INFORMATION




40-Pin DIP Package Diagram



44-Pin PLCC Package Diagram


Ĵ



PACKAGE INFORMATION (Continued)

SYMBOL	MILLI	HETER	IN	СН
-	MIN	MAX	MIN	MAX
Al	0.05	0.25	.002	.010
5A	2.05	2.25	.081	.089
b	0.25 ·	0.45	.010	.018
c	0.13	0.20	.005	.008
HD	13.70	14.30	.539	.563
D	9.90	10.10	.390	.398
HE	13.70	14.30	.539	.563
ε	9.90	10.10	.390	.398
8	0.80	TYP	.031	TYP
ι.	0.60	1.20	.024	.047

44-Pin QFP Package Diagram



1. CONTROLLING DIMENSIONS + MM 2. MAX COPLANARITY + <u>10mm</u> .004*

48-Pin VQFP Package Diagram