



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	25MHz
Connectivity	EBI/EMI, UART/USART
Peripherals	-
Number of I/O	24
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	236 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.620", 15.75mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86c9325psc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## PRODUCT SPECIFICATION

## Z86C93

# CMOS Z8® MULTIPLY/DIVIDE MICROCONTROLLER

### **FEATURES**

- Complete microcontroller, up to 24 I/O lines, and up to 64 Kbytes of addressable external space each for program and data memory.
- 16-bit x 16-bit hardwired multiplier with 32-bit product in 17 clock cycles.
- 32-bit x 16-bit hardwired divider with 16-bit quotient and 16-bit remainder in 20 clock cycles.
- 256-byte register file, including 236 general-purpose registers, up to three I/O port registers and 16 status and control registers.
- 17-byte Expanded Register File, including two generalpurpose registers and 15 status and control registers.
- Vectored, priority interrupts for I/O, counter/timers and UART.
- On-chip oscillator that accepts crystal or external clock drive.

- Two 16-bit counter timers with 6-bit prescalers.
- Third 16-bit counter/timer with 4-bit prescaler, one capture register and a fast decrement mode.
- Register Pointer for short, fast instructions that can access any one of the sixteen working register groups.
- Additional emulation signals SCLK, IACK, and /SYNC are made available.
- Two low power standby modes, STOP and HALT
- Full-duplex UART
- 3.3 ± 10% volt operation at 25 MHz
- $\blacksquare$  5.0  $\pm$  10% volt operation at 20, 25 and 33 MHz

## **GENERAL DESCRIPTION**

The Z86C93 is a CMOS ROMless Z8 microcontroller enhanced with a hardwired 16-bit x 16-bit multiplier and 32-bit/16-bit divider and three 16-bit counter timers (Figure 1). A capture register and a fast decrement mode is also provided. It is offered in 40-pin PDIP, 44-pin PLCC, 44-pin QFP and 48-pin VQFP (Figures 2, 3, 4, 5 and 6). Besides the four additional signals (SCLK, IACK, /SYNC and /WAIT), the Z86C93 is compatible with the Z86C91, yet it offers a much more powerful mathematical capability.

The Z86C93 provides up to 16 output address lines permitting an address space of up to 64 Kbytes of data and program memory each. Eight address outputs (AD7-AD0) are provided by a multiplexed, 8-bit, Address/Data bus. The remaining 8 bits can be provided by the software configuration of Port 0 to output address bits A15-A8.

### PIN DESCRIPTION





Figure 2. Pin Functions



Pin# Symbol **Function** Direction V<sub>cc</sub> XTAL1 1 **Power Supply** Input 2 Crystal, Oscillator Clock Input 3 XTAL2 Crystal, Oscillator Clock Output 4 P37 Port 3 pin 7 Output 5 P30 Port 3 pin 0 Input 6 /RESET Reset Input 7 R//W Read/Write Output 8 /DS Data Strobe Output 9 /AS Address Strobe Output 10 P35 Port 3 pin 5 Output 11 GND Ground, GND Input 12 P32 Port 3 pin 2 Input 13-20 P00-P07 Port 0 pin 0,1,2,3,4,5,6,7 In/Output 21-28 P10-P17 Port 1 pin 0,1,2,3,4,5,6,7 In/Output 29 P34 Port 3 pin 4 Output 30 P33 Port 3 pin 3 Input 31-38 P20-P27 Port 2 pin 0,1,2,3,4,5,6,7 In/Output 39 P31 Port 3 pin 1 Input 40 P36 Port 3 pin 6 Output

Table 1. 40-Pin DIP Pin Identification

Figure 3. 40-Pin DIP




Figure 7. Port 0 Configuration

Port 2. (P20-P27). Port 2 is an 8-bit, bit programmable, bidirectional, TTL compatible port. Each of these eight I/O lines can be independently programmed as an input or output or globally as an open-drain output. Port 2 is always available for I/O operation. When used as an I/O port, Port 2 is placed under handshake control. In this configuration, Port 3 lines P31 and P36 are used as the handshake control lines /DAV2 and RDY2. The handshake signal

assignment for Port 3 lines P31 and P36 is dictated by the direction (input or output) assigned to P27 (Figure 9).

The Auto Latch on Port 2 puts valid CMOS levels on all CMOS inputs which are not externally driven. Whether this level is 0 or 1, cannot be determined. A valid CMOS level, rather than a floating node, reduces excessive supply current flow in the input buffer.




Figure 9. Port 2 Configuration




Figure 12. Program and Data Memory Configuration

Expanded Register File. The register file has been expanded to allow for additional system control registers, and for mapping of additional peripheral devices along with I/O ports into the register address area (Figure 13). The Z8 register address space R0 through R15 has now been implemented as 16 groups of 16 registers per group. These register groups are known as the ERF (Expanded Register File). Bits 7-4 of register RP select the working register group. Bits 3-0 of register RP select the expanded register group (Figure 14). The registers that are used in the multiply/divide unit reside in the Expanded Register File at Bank E and those for the additional timer control words reside in Bank D. The rest of the Expanded Register is not physically implemented and is open for future expansion.

Register File. The Register File consists of four I/O port registers, 236 general-purpose registers and 16 control

and status registers. The instructions can access registers directly or indirectly via an 8-bit address field. The Z86C93 also allows short 4-bit register addressing using the Register Pointer (Figure 15). In the 4-bit mode, the Register File is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working-register group.

Note: Register Group E0-EF can only be accessed through working registers and indirect addressing modes.

Stack. The Z86C93 has a 16-bit Stack Pointer (R254-R255), used for external stack, that resides anywhere in the data memory. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 236 general-purpose registers (R4-R239). The high byte of the Stack Pointer (SPH, Bits 8-15) can be used as a general-purpose register when using internal stack only.




Figure 14. Register Pointer Register




Figure 15. Register Pointer

Register allocation. The following is the register allocation during multiplication.

The following is the register allocation during division.

Multiplier high byte	MREG2
Multiplier low byte	MREG3
Multiplicand high byte	MREG4
Multiplicand low byte	MREG5
Result high byte of high word Result low byte of high word Result high byte of low word Result low byte of low word Multiply/Divide Control register	MREG0 MREG1 MREG2 MREG3 MDCON

High byte of high word of dividend Low byte of high word of dividend High byte of low word of dividend Low byte of low word of dividend High byte of divisor	MREG0 MREG1 MREG2 MREG3 MREG4
Low byte of divisor High byte of remainder Low byte of remainder High byte of quotient Low byte of quotient Multiply/Divide Control register	MREG5 MREG0 MREG1 MREG2 MREG3 MDCON




Figure 17. Multiply/Divide Control Register (MDCON)

Control register. The MDCON (Multiply/Divide Control Register) is used to interface with the multiply/divide unit (Figure 16). Specific functions of various bits in the control register are given below.

DONE bit (D7). This bit is a handshake bit between the math unit and the external world. On power up, this bit is set to 1 to indicate that the math unit has completed the previous operation and is ready to perform the next operation.

Before starting a new multiply/divide operation, this bit should be reset to 0 by the processor/programmer. This indicates that all the data registers have been loaded and the math unit can now begin a multiply/divide operation. During the process of multiplication or division, this bit is write-protected. Once the math unit completes its operation it sets this bit to indicate the completion of operation. The processor/programmer can then read the result.

MULSL. Multiply Select (D6). If this bit is set to 1, it indicates a multiply operation directive. Like the DONE bit, this bit is also write-protected during math unit operation and is reset to 0 by the math unit upon starting of the multiply/divide operation.

DIVSL. *Division Select* (D5). Similar to D6, D5 starts a division operation.

D4-D2. Reserved.

DIVOVF. Division Overflow (D1). This bit indicates an overflow during the division process. Division overflow occurs when the high word of the dividend is greater than or equal to the divisor. This bit is read only. When set to 1, it indicates overflow error.

## **FUNCTIONAL DESCRIPTION** (Continued)

DIVZR. Division by Zero (D0). When set to 1, this indicates an error of division by 0. This bit is read only.

### Example:

Upon reset, the status of the MDCON register is 100uuu00b (D7 to D0).

u = Undefined

x = Irrelevant

b = Binary

If multiplication operation is desired, the MDCON register is set to 010xxxxxb.

If the MDCON register is READ during multiplication, it would have a value of 000uuu00b.

Upon completion of multiplication, the result of the MDCON register is 100uuu00b.

If division operation is desired, the MDCON register is set to 001xxxxxb.

During division operation, the register would contain 000uu??b(?-value depends on the DIVIDEND, DIVISOR).

Upon completion of division operation, the MDCON register contains 100uuu??b.

Note that once the multiplication/division operation starts, all data registers (MREG5 through MREG0) are write-protected and so are the writable bits of the MDCON register. The write protection is released once the math unit operation is complete. However, the registers may be read at any time.

A multiplication sequence would look like:

- 1. Load multiplier and multiplicand.
- 2. Load MDCON register to start multiply operation.
- Wait for the DONE bit of the MDCON register to be set to 1 and then read results.

Note that while the multiply/divide operation is in progress, the programmer can use the Z8 to do other things. Also, since the multiplication/division takes a fixed number of cycles, he can start reading the results before the DONE bit is set.

During a division operation, the error flag bits are set at the beginning of the division operation which means the flag bits can be checked by the Z8 while the division operation is being done.

The two general purpose registers can be used as scratch pad registers or as external data memory address pointers during an LDE instruction. MREG0 through MREG5, if not used for multiplication or division, can be used as general purpose registers.

Performance of multiplication. The actual multiplication takes 17 internal clock cycles. It is expected that the chip would run at a 10 MHz internal clock frequency (external clock divided by two). This results in an actual multiplication time (16-bit x 16-bit) of 1.7  $\mu$ s. If the time to load operands and read results is included:

Number of internal clock cycles to load 5 registers: 30 Number of internal clock cycles to read 4 registers: 24

The total internal clock cycles to perform a multiplication is 71. This results in a net multiplication time of 7.1  $\mu$ s. Note that this would be the worst case. This assumes that all of the operands are loaded from the external world as opposed to some of the operands being already in place as a result of a previous operation whose destination register is one of the math unit registers.

Performance of division. The actual division needs 20 internal clock cycles. This translates to 2.0 µs for the actual division at 10 MHz (internal clock speed). If the time to load operands and read results is included:

Number of internal clock cycles to load operands: 42 Number of internal clock cycles to read results: 24

The total internal clock cycles to perform a division is 86. This translates to  $8.6~\mu s$  at 10~MHz.

## Counter/Timers

This section describes the enhanced features of the counter/timers (CTC) on the Z86C93. It contains the register mapping of CTC registers and the bit functions of the newly added Timer2 control register.

In a standard Z8, there are two 8-bit programmable counter/timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler is driven by internal or external clock sources; however, the T0 prescaler is driven by the internal clock only.

The 6-bit prescalers divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of the count, a timer interrupt request IRQ4 (T0) or IRQ5 (T1), is generated.



## FUNCTIONAL DESCRIPTION (Continued)

## Operation

Except for the programmable down counter length and clock input, T2 is identical to T0.

T0 and T1 retain all their features except that now they are extendable interims of the down-counter length.

The output of T2, under program control, goes to an output pin (P35). Also, the interrupt generated by T2 is ORed with the interrupt request generated by P32. Note that the service routine then has to poll the T2 flag bit and also clear it (Bit 7 of T2 Timer Mode Register).

On power up, T0 and T1 are configured in the 8-bit down counter length mode (to be compatible with Z86C91) and T2 is in the 32-bit mode with its output disabled (no interrupt is generated and T2 output DOES NOT go to port pin P35).

The UART uses T0 for generating the bit clock. This means, while using UART, T0 should be in 8-bit mode. So, while using the UART there are only two independent timer/counters.

The counters are configured in the following manner:

Timer	Mode	Byte
TO	8-bit	Low Byte (T0)
TO	16-bit	High Byte (TO) + Low Byte (TO)
T1	8-bit	Low Byte (T1)
T1	16-bit	High Byte (T1)+ Low Byte (T1)
T1	24-bit	High Byte (T0) + High Byte (T1) + Low Byte (T1)
T2	16-bit	High Byte (T2) + Low Byte (T2)
T2	24-bit	High Byte (T0) + High Byte (T2) + Low Byte (T2)
T2	32-bit	High Byte (T0) + High Byte (T1) + High Byte (T2) + Low Byte (T2)

Note that the T2 interrupt is logically 0Red with P32 to generate IRQ0.

The T2 Timer Mode register is shown in Figure 19. Upon reaching end of count, bit 7 of this register is set to one. This bit IS NOT reset in hardware and it has to be cleared by the interrupt service routine.

T2 interrogates the state of the Count Mode Bit (D2) once it has counted down to it's zero value. T2 then makes the decision to continue counting (Module N Mode) or stop (Single Pass Mode). Observe this functionality if attempting to modify the count mode prior to the end of count bit (D7) being set.

The register map of the new CTC registers is shown in Figure 13. To high byte and T1 high byte are at the same relative locations as their respective low bytes, but in a different register bank.

The T2 prescaler register is shown in Figure 19. Bits 1 and 0 of this register control the various cascade modes of the counters.




Figure 19. T2 Timer Mode Register (T2)




Figure 20. T2 Prescaler Register (PRE2)

Name	Source	Vector Location	Comments
IRQ 0	/DAV 0, P32, T2	0, 1	External (P32), Programmable Rise or Fall Edge Triggered External (P33), Fall Edge Triggered External (P31), Programmable Rise or Fall Edge Triggered
IRQ 1,	P33	2, 3	
IRQ 2	/DAV 2, P31, T <sub>IN</sub>	4, 5	
IRQ 3	P30, Serial In	6, 7	External (P30), Fall Edge Triggered
IRQ 4	T0, Serial Out	8, 9	Internal
IRQ 5	TI	10, 11	Internal

## Clock

The Z86C93 on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, LC, ceramic resonator, or any suitable external clock source (XTAL1=Input, XTAL2=Output). The external clock levels

are not TTL. The crystal should be AT cut, 1 MHz to 25 MHz max, and series resistance (RS) is less than or equal to 100 Ohms. The crystal should be connected across XTAL1 and XTAL2 using the recommended capacitors (10 pF<CL<100 pF) from each pin to ground (Figure 20).




Figure 22. Oscillator Configuration

# DC ELECTRICAL CHARACTERISTICS $V_{cc} = 5.0V \pm 10\%$

Sym	Parameter	T <sub>A</sub> ≃ 0°C to Min	+70°C Max	Typical at 25°C	Units	Conditions
	Max Input Voltage		7			l <sub>,ν</sub> 250 μA
$V_{ch}$	Clock Input High Voltage	3.8	Vcc		٧	Driven by External Clock Generator
V <sub>ci</sub>	Clock Input Low Voltage	-0.03	V <sub>cc</sub> 0.8		V	Driven by External Clock Generator
V <sub>iH</sub>	Input High Voltage	2.0	V <sub>cc</sub>		٧	
V <sub>iL</sub>	Input Low Voltage	-0.3	0.8		٧	
V <sub>OH</sub>	Output High Voltge	2.4			V	I <sub>a</sub> =-2.0 mA
OH OL BH	Output High Voltage \	√ <sub>cc</sub> -100mV			٧	I <sub>он</sub> =-2.0 mA I <sub>он</sub> = -100 µA
OL	Output Low Voltage	•	0.4		٧	$I_{01}^{on} = +5 \text{ mA}$
/ <sub>RH</sub>	Reset Input High Voltage	3.8	V <sub>cc</sub>		٧	OL
V <sub>RI</sub>	Reset Input Low Voltage	-0.03	0.8		٧	
IL.	Input Leakage	-2	2		μA	Test at OV, V <sub>cc</sub>
OL.	Output Leakage	-2	2		μA	Test at 0V, V <sub>CC</sub>
iŘ.	Reset Input Current		-80		μA	$V_{p_i} = 0V$
CC	Supply Current		55	35	mΑ	@ 33 MHz [1]
			40	25	mA	@ 25 MHz [1]
			30	20	mA	@ 20 MHz [1]
CC1	Standby Current (HALT Mod	e)	15	9	mA	HALT Mode V <sub>IN</sub> = OV, V <sub>CC</sub> @ 25 MHz [1]
			20	15		HALT Mode $V_{in}^{in} = 0V$ , $V_{cc}^{ic}$ @ 33 MHz [1]
			12	7	mΑ	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 20 MHz [1]
CC2	Standby Current (STOP Mod	le)	10	1	μA	STOP Mode $V_{IN} = OV$ , $V_{CC}$ [1]
AL.	Auto Latch Current	-16	16	5	μA	IN CC 1.1

Note: [1] All inputs driven to 0V, or  $\rm \,V_{cc}$  and outputs floating.

AC CHARACTERISTICS External I/O or Memory Read and Write; DSR/DSW; WAIT Timing Table

						_ = 0°C				
No	Sym	Parameter	33 I Min	MHz Max		MHz Max	20 Min	MHz Max	Typical V <sub>cc</sub> =5.0V <b>ଡ</b> 25℃	Units
1	TdA(AS)	Address Valid To /AS Rise Delay	13		22		26			ns
2	TdAS(A)	/AS Rise To Address Hold Time	20		25		28			ns
4	TdAS(DI) TwAS	/AS Rise Data in Req'd Valid Delay /AS Low Width	00	90		130		160		ns
_	TWAS	/AS LOW WIGH	20		28		36			ns
5	TdAZ(DSR)	Address Float To /DS (Read)	0		0		0			ns
6	TwDSR	/DS (Read) Low Width	65		100		130			ns
7	TwDSW	/DS (Write) Low Width	40		65		75			ns
8	TdDSR(DI)	/DS (Read) To Data in Req'd Valid Delay		30		78		100		ns
9	ThDSR(DI)	/DS Rise (Read) to Data In Hold Time	0		0		0			ns
10	TdDS(A)	/DS Rise To Address Active Delay	25		34		40			ns
11 12	TdDS(AS)	/DS Rise To /AS Delay	16		30		36			ns
	TdR/W(AS)	R/W To /AS Rise Delay	12		26		32			ns
13	TdDS(R/W)	/DS Rise To R/W Valid Delay	12	-	30		36			ns
14	TdDO(DSW)	Data Out To /DS (Write) Delay	12		34		40			ns
15 16	ThDSW(DO)	/DS Rise (Write) To Data Out Hold Time	12		34		40			ns
10	TdA(DI)	Address To Data In Req'd Valid Delay		110		160		200		ns
17	TdAS(DSR)	/AS Rise To /DS (Read) Delay	20		40		48			ns
18	TaDI(DSR)	Data In Set-up Time To /DS Rise Read	16		30		36			ns
19 20	TdDM(AS) TdDS(DM)	/DM To /AS Rise Delay	10		22		26			ns
		/DS Rise To /DM Valid Delay							34*	ns
21	ThDS(A)	/DS Rise To Address Valid Hold Time							34*	ns
22 23	TdXT(SCR)	XTAL Falling to SCLK Rising							20*	ns
24	TdXT(SCF) TdXT(DSRF)	XTAL Falling to SCLK Falling							23*	ns
		XTAL Falling to/DS Read Falling							29*	ns
25 26	TdXT(DSRR)	XTAL Falling to /DS Read Rising							29*	ns
26 27	TdXT(DSWF)	XTAL Falling to /DS Write Falling							29*	ns
28	TdXT(DSWF) TsW(XT)	XTAL Falling to /DS Write Rising							29*	ns
29	ThW(XT)	Wait Set-up Time Wait Hold Time							10*	ns
30	TwW	Wait Width (One Wait Time)							15*	ns
		Trace Trider (One Walt Time)							25*	ns

When using extended memory timing add 2 TpC.
Timing numbers given are for minimum TpC.
\* Preliminary value to be characterized.

**AC CHARACTERISTICS** Handshake Timing Diagrams




Figure 28. Input Handshake Timing




Figure 29. Output Handshake Timing

## Z8 CONTROL REGISTERS (Continued)




Figure 44. Port 3 Mode Register (F7H: Write Only)




Figure 45. Ports 0 and 1 Mode Registers (F8H: Write Only)

Figure 46. Interrupt Priority Register (F9H: Write Only)




Figure 51. Stack Pointer High (FEH: Read/Write)




Figure 48. Interrupt Mask Register (FBH: Read/Write)

Figure 52. Stack Pointer Low (FFH: Read/Write)






Figure 49. Flag Register (FCH: Read/Write)

## **INSTRUCTION FORMATS**



## One-Byte Instructions



### **Two-Byte Instructions**

Three-Byte Instructions

## **INSTRUCTION SUMMARY**

Note: Assignment of a value is indicated by the symbol "  $\leftarrow$  ". For example:

notation "addr (n)" is used to refer to bit (n) of a given operand location. For example:

dst ← dst + src

dst (7)

indicates that the source data is added to the destination data and the result is stored in the destination location. The

refers to bit 7 of the destination operand.


INSTRUC <sup>*</sup>	TION SI	IMMARY	(Continue)	ed)

Instruction and Operation	Address Mode	Opcode Byte (Hex)	Flags Affected							
	dst src	_,,	С	Z	s	٧	D	Н		
ADC dst, src dst←dst + src +C	†	1[]	*	*	*	*	0	*		
ADD dst, src dst←dst + src	†	0[]	*	*	*	*	0	*		
AND dst, src dst←dst AND src	t	5[]	-	*	*	0	-	-		
CALL dst SP←SP - 2 @SP←PC, PC←dst	DA IRR	D6 D4	-	-		-	-	-		
CCF C←NOT C		EF	*	•	•	-	-	-		
CLR dst dst←0	R IR	B0 B1	-	-	-	-	•	-		
COM dst dst←NOT dst	R IR	60 61	-	*	*	0	-	•		
CP dst, src dst - src	t	A[ ]	*	*	*	*	-	-		
<b>DA</b> dst dst←DA dst	R IR	40 41	*	*	*	X	-	-		
DEC dst dst←dst - 1	R IR	00 01	-	*	*	*	•	•		
DECW dst dst←dst - 1	RR IR	80 81	-	*	*	*	-	-		
<b>DI</b> IMR(7)←0		8F	-	-	-	-	-	-		
DJNZr, dst r←r - 1 if r ≠ 0 PC←PC + dst Range: +127, -128	RA	rA r = 0 - F	-	-	•	-	-	-		
<b>EI</b> 1MR(7)←1		9F	-	-	-	•	-	-		
HALT		7F	-	-	-	-	-	-		

Instruction and Operation	Mod	iress de src	Opcode Byte (Hex)		ags fec Z		v	D	н
	ası	SIC		_	_		_	_	n
INC dst	r		rE	-	*	*	*	-	-
dst←dst + 1			r = 0 - F						
	R		20						
	IR		21						
INCW dst	RR		A0	_	*	*	*	-	-
dst←dst + 1	IR		A1						
IRET			BF	*	*	*	*	*	*
FLAGS←@SP;									
SP←SP + 1									
PC←@SP;									
SP←-SP + 2;									
IMR(7)←1									
JP cc, dst	DA		cD		-	-	-	-	-
if cc is true			c = 0 - F						
PC←dst	IRR		30						
JR cc, dst	RA		сВ	-	-	_	_	_	
if cc is true,			c = 0 - F						
PC←PC + dst									
Range: +127,									
-128									
LD dst, src	r	lm	rC	-	-	-	_	_	-
dst←src	r	R	r8						
	R	r	r9						
			r = 0 - F						
	r	Χ	C7						
	X	r	D7						
	r	lr	E3						
	lr	r	F3						
	R	R	E4						
	R	IR	E5						
	R	IM	E6						
	IR	IM	E7						
	IR	R	F5						
LDC dst, src	r	lrr	C2	-	-	-	•	-	-
LDCI dst, src	lr	Irr	СЗ	-	-	-	-	-	-
dst←src									
r←r +1;									
rr←rr + 1									

## **OPCODE MAP**

								ι	ower Ni	bble (H	ex)						
		0	1	2	3	4	5	6	7	8	9	A	В	С	D	Ε	F
	0	6.5 <b>DEC</b> R1	6.5 DEC IR1	6.5 ADD r1, r2	6.5 ADD r1, lr2	10.5 ADD R2, R1	10.5 ADD IR2, R1	10.5 ADD R1, IM	10.5 ADD IR1, IM	6.5 LD r1. R2	6.5 <b>LD</b> r2, R1	12/10.5 DJNZ r1, RA	12/10.0 JR cc, RA	6.5 LD	12.10.0 <b>JP</b>	6.5 INC	
	1	6.5 RLC R1	6.5 RLC IR1	6.5 ADC r1, r2	6.5 ADC r1, Ir2	10.5 ADC R2, R1	10.5 ADC IR2, R1	10.5 ADC R1, IM	10.5 ADC IR1, IM				١	r1, IM	∞, DA		-
	2	6.5 INC R1	6.5 INC IR1	6.5 SUB r1, r2	6.5 SUB r1, Ir2	10.5 SUB R2, R1	10.5 SUB IR2, R1	10.5 SUB R1, IM	10.5 SUB IR1, IM								
	3	8.0 <b>JP</b> IRR1	6.1 SRP	6.5 SBC r1, r2	6.5 SBC r1, lr2	10.5 SBC R2, R1	10.5 SBC IR2, R1	10.5 SBC R1, IM	10.5 SBC								
	4	8.5 <b>DA</b> R1	8.5 <b>DA</b> IR1	6.5 OR r1, r2	6.5 OR r1, lr2	10.5 OR R2, R1	10.5 OR IR2, R1	10.5 OR R1, IM	10.5 OR								
	5	10.5 POP R1	10.5 POP IR1	6.5 AND r1, r2	6.5 AND r1, lr2	10.5 AND R2, R1	10.5 AND IR2, R1	10.5 AND R1, IM	IR1, IM 10.5 AND IR1, IM								
(xe	6	6.5 <b>COM</b> R1	6.5 COM IR1	6.5 <b>TCM</b> r1, r2	6.5 TCM r1, ir2	10.5 TCM R2, R1	10.5 TCM IR2, R1	10.5 TCM R1, IM	10.5 TCM IR1, IM								6.0 STOP
Upper Nibble (Hex)	7	10/12.1 PUSH R2	12/14.1 PUSH IR2	6.5 <b>TM</b> r1, r2	6.5 TM r1, Ir2	10.5 <b>TM</b> R2, R1	10.5 TM	10.5 <b>TM</b> F1, IM	10.5 TM IR1, IM								7.0 <b>HALT</b>
pper Ni	8	10.5 DECW RR1	10.5 DECW IR1	12.0 LDE r1, lrr2	18.0 <b>LDEI</b> Ir1, Irr2			,									6.1 Dt
_	9	6.5 RL R1	6.5 <b>RL</b> JR1	12.0 <b>LDE</b> r2, irr1	18.0 <b>LDEI</b> Ir2, Irr1												6.1 EI
	A	10.5 INCW RR1	10.5 INCW IR1	6.5 <b>CP</b> r1, r2	6.5 <b>CP</b> r1, lr2	10.5 <b>CP</b> R2, R1	10.5 <b>CP</b> IR2, R1	10.5 <b>CP</b> R1, IM	10.5 CP IR1, IM								14.0 RET
	В	6.5 <b>CLR</b> R1	6.5 CLR IR1	6.5 <b>XOR</b> r1, r2	6.5 <b>XOR</b> r1, lr2	10.5 <b>XOR</b> R2, R1	10.5 <b>XOR</b> IR2, R1	10.5 XOR	10.5 XOR IR1, IM								16.0 IRET
1	С	6.5 RAC R1	6.5 RRC IR1	12.0 LDC r1, lrr2	18.0 <b>LDCI</b> lr1, lrr2				10.5 LD r1,x,R2								6.5 RCF
1	D	6.5 <b>SRA</b> R1	6.5 <b>SRA</b> IR1	12.0 LDC r2, lrr1	18.0 <b>LDCI</b> lr2, lrr1	20.0 CALL* IRR1		20.0 CALL	10.5 LD r2,x,R1								6.5 SCF
ı	Ē	6.5 RR R1	6.5 RR IR1		6.5 <b>LD</b> r1, IR2	10.5 <b>LD</b> R2, R1	10.5 LD R2, R1	10.5 LD	10.5 LD								6.5 <b>CCF</b>
ı	F	8.5 SWAP R1	8.5 <b>SWAP</b> IR1		6.5 <b>LD</b> lr1, r2		10.5 LD R2, IR1										6.0 <b>NOP</b>
	•						<del></del>					$\Rightarrow$		<del></del>	$\Rightarrow$	<del></del>	
			2				3	Byt	es per In	structio	on	2			3	1	




Legend: R = 8-bit address r = 4-bit address  $R_1$  or  $r_2 = D$ st address  $R_1$  or  $r_2 = S$ rc address

Sequence: Opcode, First Operand, Second Operand

Note: The blank areas are not defined.


\* 2-byte instruction appears as a 3-byte instruction

## PACKAGE INFORMATION (Continued)



SYMBOL	MILLI	METER	INCH			
	MIN	MAX	MIM	MAX		
Al	0.05	0.25	.002	.010		
SA	2.05	2.25	.081	.089		
b	0.25 -	0.45	.010	.018		
c	0.13	0.20	.005	.008		
HD	13.70	14.30	.539	.563		
D	9.90	10.10	.390	.398		
HE	13.70	14.30	.539	.563		
E	9.90	10.10	.390	.398		
8	0.80	TYP	.031	TYP		
L .	0.60	1.20	024	047		

44-Pin QFP Package Diagram



SYMBOL.	HILLIMETER		INCH		
	MIN	MAX	MIN	MAX	
Α	1.35	1.60	.053	.063	
A1	0.05	0.20	.002	.008	
A2	1.30	1.50	.051	.059	
b	0.15	0.26 `	.006	.010	
c	0.10	0.18	.004	.007	
HB	8.60	9.40	.339	.370	
D	6.90	7.10	.272	.280	
HE	8.60	9.40	.339	.370	
Ε	6.90	7.10	.272	.280	
8	0.50 TYP		.020 TYP		
L	0.30	0.70	.012	.028	
LE	0.90	1.10	.035	.043	

1. CONTROLLING DIMENSIONS - MI 2. MAX COPLANARITY : 10mm

Notes:			