

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	25MHz
Connectivity	EBI/EMI, UART/USART
Peripherals	-
Number of I/O	24
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	236 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86c9325vsg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## PIN DESCRIPTION (Continued)




Figure 4. 44-Pin PLCC

Table 2. 44-Pin PLCC Pin Identification

No	Symbol	Function	Direction	No	Symbol	Function	Direction
1	V <sub>cc</sub>	Power Supply	Input	14-16	P00-P02	Port 0 pin 0,1,2	In/Output
2	XTĂĽ2	Crystal, Osc. Clock	Output	17	IACK	Int. Acknowledge	Output
3	XTAL1	Crystal, Osc. Clock	Input	18-22	P03-P07	Port 0 pin 3,4,5,6,7	In/Output
4	P37	Port 3 pin 7	Output	23-27	P10-P14	Port 1 pin 0,1,2,3,4	In/Output
5	P30	Port 3 pin 0	Input	28	/SYNC	Synchronize Pin	Output
6	SCLK	System Clock	Output	29-31	P15-P17	Port 1 pin 5,6,7	In/Output
7	/RESET	Reset	Input	32	P34	Port 3 pin 4	Output
8	R//W	Read/Write	Output	33	P33	Port 3 pin 3	Input
9	/DS	Data Strobe	Output	34-38	P20-P24	Port 2 pin 0,1,2,3,4	In/Output
10	/AS	Address Strobe	Output	39	N/C	Not Connected (20 MH	
11	P35	Port 3 pin 5	Output		M/AIT	WAIT (25 or 33 MHz)	Input
12	GND	Ground GND	Input	40-42	P25-P27	Port 2 pin 5,6,7	In/Output
13	P32	Port 3 pin 2	Input	43	P31	Port 3 pin 1	Input
		<del></del>		44	P36	Port 3 pin 6	Output

### **PIN FUNCTIONS**

/DS. (output, active Low). Data Strobe is activated once for each external memory transfer. For a READ operation, data must be available prior to the trailing edge of /DS. For WRITE operations, the falling edge of /DS indicates that output data is valid.

/AS. (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Address output is via Port 1 for all external programs. When /RESET is asserted, /AS toggles. Memory address transfers are valid at the trailing edge of /AS.

XTAL1, XTAL2. Crystal 1, Crystal 2(time-based input and output, respectively). These pins connect a parallel-resonant crystal, ceramic resonator, LC, or any external single-phase clock to the on-chip oscillator and buffer.

R/W. (output, read High/write Low). The Read/Write signal is Low when the MCU is writing to the external program or data memory. It is High when the MCU is reading from the external program or data memory.

/RESET. (input, active Low). To avoid asynchronous and noisy reset problems, the Z86C93 is equipped with a reset filter of four external clocks (4TpC). If the external /RESET signal is less than 4TpC in duration, no reset occurs.

On the 5th clock after the /RESET is detected, an internal RST signal is latched and held for an internal register count of 18 external clocks, or for the duration of the external /RESET, whichever is longer. During the reset cycle, /DS is held active Low while /AS cycles at a rate of 2TpC. When /RESET is deactivated, program execution begins at location 000CH. Reset time must be held Low for 50 ms or until  $\rm V_{cc}$  is stable, whichever is longer.

SCLK. System Clock (output). The internal system clock is available at this pin. Available in the PLCC, QFP and VQFP packages only.

IACK. Interrupt Acknowledge (output, active High). This output, when High, indicates that the Z86C93 is in an interrupt cycle. Available in the PLCC, QFP and VQFP packages only.

/SYNC. (output, active Low). This signal indicates the last clock cycle of the currently executing instruction. Available in the PLCC, QFP and VQFP packages only.

WAIT. (input, active Low). Introduces asynchronous wait states into the external memory fetch cycle. When this inut goes Low during an external memory access, the Z86C93 freezes the fetch cycle until tis pin goes High. This pin is sampled after /DS goes Low; should be pulled up if not used. Available in the 25 MHz and 33 MHz devices only.


Port 0 P00-P07. Port 0 is an 8-bit, nibble programmable, bidirectional, TTL compatible port. These eight I/O lines can be configured under software control as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3, lines P32 and P35 are used as the handshake control /DAV0 and RDY0 (Data Available and Ready). Handshake signal assignment is dictated by the I/O direction of the upper nibble P04-P07. The lower nibble must have the same direction as the upper nibble to be under handshake control. Port 0 comes up as A15-A8 Address lines after /RESET.

For external memory references, Port 0 can provide address bits A11-A8 (lower nibble) or A15-A8 (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 Mode register. After a hardware reset, Port 0 lines are defined as address lines A15-A8, and extended timing is set to accommodate slow memory access. The initialization routine can include reconfiguration to eliminate this extended timing mode (Figure 7). The /OEN (Output Enable) signal in Figure 7 is an internal signal.

The Auto Latch on Port 0 puts valid CMOS levels on all CMOS inputs which are not externally driven. Whether this level is 0 or 1, cannot be determined. A valid CMOS level, rather than a floating node, reduces excessive supply current flow in the input buffer.

Port 3 P30-P37. Port 3 is an 8-bit, TTL compatible four fixed input and four fixed output ports. These eight I/O lines have four fixed (P30-P33) input and four fixed (P34-P37) output

ports. Port 3 pins P30 and P37 when used as serial I/O, are programmed as serial in and serial out, respectively (Figure 10 and Table 5).






Figure 10. Port 3 Configuration

Table 5. Port 3 Pin Assignments

Pin#	1/0	CTC1	Int.	P0HS	P2HS	UART	Ext.
P30	ln		IRQ3			Serial In	
P31	In	T <sub>IN</sub>	IRQ2		D/R		
P32	ln		IRQ0	D/R			
P33	In		IRQ1				
P34	Out						DM
P35	Out			R/D			
P36	Out	Tout		, –	R/D		
P37	Out	001			. ,, &	Serial Out	

Port 3 is configured under software control to provide the following control functions: handshake for Ports 0 and 2 (/DAV and RDY); four external interrupt request signals (IRQ0-IRQ3); timer input and output signals ( $T_{IN}$  and  $T_{OUT}$ ), and Data Memory Select (/DM).

Port 3 lines P30 and P37 can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by the Counter/Timer 0.

The Z86C93 automatically adds a start bit and two stop bits to transmitted data (Figure 10). Odd parity is also available as an option. Eight data bits are always transmitted,

regardless of parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.

The Auto Latch on Port 3 puts a valid CMOS level on all CMOS inputs that are not externally driven. Whether this level is zero or one, cannot be determined. A valid CMOS level rather than a floating node reduces excessive supply current flow in the input buffer.




Figure 13. Register File

### **FUNCTIONAL DESCRIPTION**

This section breaks down the Z86C93 into its main functional parts.

### Multiply/Divide Unit

The Multiply/Divide unit describes the basic features, implementation details of the interface between the Z8 and the multiply/divide unit.

### Basic features:

- 16-bit by 16-bit multiply with 32-bit product
- 32-bit by 16-bit divide with 16-bit quotient and 16-bit remainder
- Unsigned integer data format
- Simple interface to Z8

Interface to Z8. The following is a brief description of the register mapping in the multiply/divide unit and its interface to the Z8 (Figure 16).

The multiply/divide unit is interfaced like a peripheral. The only addressing mode available with the peripheral interface is register addressing. In other words, all of the operands are in the respective registers before a multiplication/division can start.

Register mapping. The registers used in the multiply/divide unit are mapped onto the expanded register file in Bank E. The exact register locations used are shown below.

REGISTER	ADDRESS
MREG0	(E) 00
MREG1	(E) 01
MREG2	(E) 02
MREG3	(E) 03
MREG4	(E) 04
MREG5	(E) 05
MDCON	(E) 06
GPR	(E) 14
GPR	(E) 15




Figure 16. Multiply/Divide Unit Block Diagram

Register allocation. The following is the register allocation during multiplication.

The following is the register allocation during division.

Multiplier high byte	MREG2
Multiplier low byte	MREG3
Multiplicand high byte	MREG4
Multiplicand low byte	MREG5
Result high byte of high word Result low byte of high word Result high byte of low word Result low byte of low word Multiply/Divide Control register	MREG0 MREG1 MREG2 MREG3 MDCON

High byte of high word of dividend Low byte of high word of dividend High byte of low word of dividend Low byte of low word of dividend High byte of divisor	MREG0 MREG1 MREG2 MREG3 MREG4
Low byte of divisor High byte of remainder Low byte of remainder High byte of quotient Low byte of quotient Multiply/Divide Control register	MREG5 MREG0 MREG1 MREG2 MREG3 MDCON




Figure 17. Multiply/Divide Control Register (MDCON)

Control register. The MDCON (Multiply/Divide Control Register) is used to interface with the multiply/divide unit (Figure 16). Specific functions of various bits in the control register are given below.

DONE bit (D7). This bit is a handshake bit between the math unit and the external world. On power up, this bit is set to 1 to indicate that the math unit has completed the previous operation and is ready to perform the next operation.

Before starting a new multiply/divide operation, this bit should be reset to 0 by the processor/programmer. This indicates that all the data registers have been loaded and the math unit can now begin a multiply/divide operation. During the process of multiplication or division, this bit is write-protected. Once the math unit completes its operation it sets this bit to indicate the completion of operation. The processor/programmer can then read the result.

MULSL. Multiply Select (D6). If this bit is set to 1, it indicates a multiply operation directive. Like the DONE bit, this bit is also write-protected during math unit operation and is reset to 0 by the math unit upon starting of the multiply/divide operation.

DIVSL. *Division Select* (D5). Similar to D6, D5 starts a division operation.

D4-D2. Reserved.

DIVOVF. Division Overflow (D1). This bit indicates an overflow during the division process. Division overflow occurs when the high word of the dividend is greater than or equal to the divisor. This bit is read only. When set to 1, it indicates overflow error.

The counters are programmed to start, stop, restart to continue, or restart from the initial value. The counters can also be programmed to stop upon reaching zero (single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).

The counters, but not the prescalers, are read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and is either the internal microprocessor clock divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input (P31) as an external clock, a trigger input that is retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers are cascaded by connecting the T0 output to the input of T1. Either T0 or T1 can be outputted via P36.

The following are the enhancements made to the counter/ timer block on the Z86C93 (Figure 18):

- T0 counter length is extended to 16 bits. For example, T0 now has a 6-bit prescaler and 16-bit down counter.
- T1 counter length is extended to 16 bits. For example, T1 now has a 6-bit prescaler and 16-bit down counter.
- A new counter/timer T2 is added. T2 has a 4-bit prescaler and a 16-bit down counter with capture register.

These three counters are cascadable as shown in Table 6. The result is that T2 may be extendable to 32 bits and T1 extendable to 24 bits. Bits 1 and 0 (CAS1 AND CAS0) of the T2 Prescaler Register (PRE2) determine the counter length.

**Table 6. Counter Length Configurations** 

CAS 1	CAS0	ТО	T1	T2
0	0	8	8	32
0	1	16	16	16
1	0	8	24	16
1	1	8	16	24

The controlling clock input to T2 is programmed to XTAL/2 or XTAL/8 (only when T2 counter length is 16 bits), which results in a resolution of 100 ns at an external XTAL clock speed of 20 MHz.

Capture Register. T2 has a 16-bit capture register associated with T2 HIGH BYTE and T2 LOW BYTE registers. The negative going transition on pin P33 enables the latching of the current T2 value (16 bits) into the capture register. The register mapping of the capture register is in Bank D (Figure 13). Note that the negative transition on P33 is capable of generating an interrupt. Also, the negative transition on P33 always latches the current T2 value into the capture register. There is no need for a control bit to enable/disable the latching; the capture register is read only.




Figure 18. Counter/Timer Block Diagram

### FUNCTIONAL DESCRIPTION (Continued)

### Operation

Except for the programmable down counter length and clock input, T2 is identical to T0.

T0 and T1 retain all their features except that now they are extendable interims of the down-counter length.

The output of T2, under program control, goes to an output pin (P35). Also, the interrupt generated by T2 is ORed with the interrupt request generated by P32. Note that the service routine then has to poll the T2 flag bit and also clear it (Bit 7 of T2 Timer Mode Register).

On power up, T0 and T1 are configured in the 8-bit down counter length mode (to be compatible with Z86C91) and T2 is in the 32-bit mode with its output disabled (no interrupt is generated and T2 output DOES NOT go to port pin P35).

The UART uses T0 for generating the bit clock. This means, while using UART, T0 should be in 8-bit mode. So, while using the UART there are only two independent timer/counters.

The counters are configured in the following manner:

Timer	Mode	Byte
TO	8-bit	Low Byte (T0)
TO	16-bit	High Byte (TO) + Low Byte (TO)
T1	8-bit	Low Byte (T1)
T1	16-bit	High Byte (T1)+ Low Byte (T1)
T1	24-bit	High Byte (T0) + High Byte (T1) + Low Byte (T1)
T2	16-bit	High Byte (T2) + Low Byte (T2)
T2	24-bit	High Byte (T0) + High Byte (T2) + Low Byte (T2)
T2	32-bit	High Byte (T0) + High Byte (T1) + High Byte (T2) + Low Byte (T2)

Note that the T2 interrupt is logically 0Red with P32 to generate IRQ0.

The T2 Timer Mode register is shown in Figure 19. Upon reaching end of count, bit 7 of this register is set to one. This bit IS NOT reset in hardware and it has to be cleared by the interrupt service routine.

T2 interrogates the state of the Count Mode Bit (D2) once it has counted down to it's zero value. T2 then makes the decision to continue counting (Module N Mode) or stop (Single Pass Mode). Observe this functionality if attempting to modify the count mode prior to the end of count bit (D7) being set.

The register map of the new CTC registers is shown in Figure 13. To high byte and T1 high byte are at the same relative locations as their respective low bytes, but in a different register bank.

The T2 prescaler register is shown in Figure 19. Bits 1 and 0 of this register control the various cascade modes of the counters.




Figure 19. T2 Timer Mode Register (T2)




Figure 20. T2 Prescaler Register (PRE2)

### Interrupts

The Z86C93 has six different interrupts from nine different sources. The interrupts are maskable and prioritized. The nine sources are divided as follow: four sources are claimed by Port 3 lines P30-P33, one in Serial Out, one in Serial In, and three in the counter/timers. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. All Z86C93 interrupts are vectored through locations in the program memory. When an interrupt machine cycle is activated an interrupt request is granted. Thus, this disables all of the subsequent interrupts, save the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the Interrupt Request register is polled to determine which of the interrupt requests need service. Software initiated interrupts are supported by setting the appropriate bit in the Interrupt Request Register (IRQ).

Internal interrupt requests are sampled on the falling edge of the last cycle of every instruction. The interrupt request must be valid 5TpC before the falling edge of the last clock cycle of the currently executing instruction:

When the device samples a valid interrupt request, the next 48 (external) clock cycles are used to prioritize the interrupt, and push the two PC bytes and the FLAG register on the stack. The following nine cycles are used to fetch the interrupt vector from external memory. The first byte of the interrupt service routine is fetched beginning on the 58th TpC cycle following the internal sample point, which corresponds to the 63th TpC cycle following the external interrupt sample point.




Figure 21. Interrupt Block Diagram

Name	Source	Vector Location	Comments
IRQ 0	/DAV 0, P32, T2	0, 1	External (P32), Programmable Rise or Fall Edge Triggered External (P33), Fall Edge Triggered External (P31), Programmable Rise or Fall Edge Triggered
IRQ 1,	P33	2, 3	
IRQ 2	/DAV 2, P31, T <sub>IN</sub>	4, 5	
IRQ 3	P30, Serial In	6, 7	External (P30), Fall Edge Triggered
IRQ 4	T0, Serial Out	8, 9	Internal
IRQ 5	TI	10, 11	Internal

### Clock

The Z86C93 on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, LC, ceramic resonator, or any suitable external clock source (XTAL1=Input, XTAL2=Output). The external clock levels

are not TTL. The crystal should be AT cut, 1 MHz to 25 MHz max, and series resistance (RS) is less than or equal to 100 Ohms. The crystal should be connected across XTAL1 and XTAL2 using the recommended capacitors (10 pF<CL<100 pF) from each pin to ground (Figure 20).




Figure 22. Oscillator Configuration

### Power Down Modes

HALT. Turns off the internal CPU clock but not the XTAL oscillation. The counter/timers and the external interrupts IRQ0, IRQ1, IRQ2 and IRQ3 remain active. The devices are recovered by interrupts, either externally or internally generated. During HALT mode, /DS, /AS and R/W are HIGH. The outputs retain their preview value, and the inputs are floating.

STOP. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10  $\mu$ A or less. The STOP mode is terminated by a /RESET, which causes the processor to restart the application program at address 000CH.

In order to enter STOP (or HALT) mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user executes a NOP (opcode=OFFH) immediately before the appropriate sleep instruction, i.e.:

FF NOP ; clear the pipeline 6F STOP ; enter STOP mode

FF NOP ; clear the pipeline 7F HALT ; enter HALT mode

### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Description	Min	Max	Units
V <sub>CC</sub> T <sub>STG</sub> T <sub>A</sub>	Supply Voltage* Storage Temp Oper Ambient Temp	-0.3 -65 †	+7.0 +150 +	V C C

- Voltages on all pins with respect to GND.
- † See Ordering Information

Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability.

### STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin Test Load Diagram (Figure 23).




Figure 23. Test Load Diagram

# DC ELECTRICAL CHARACTERISTICS $V_{\text{CC}} = 3.3 V \pm 10\%$

Sym	Parameter	T <sub>A</sub> = 0°C t Min	o +70°C Max	Typical at 25℃	Units	Conditions
	Max Input Voltage		7		V	I <sub>IN</sub> 250 μA
н	Clock Input High Voltage	0.8 V <sub>cc</sub>	V <sub>cc</sub>		٧	Driven by External Clock Generator
L	Clock Input Low Voltage	-0.03	0.1xัV <sub>cc</sub>		٧	Driven by External Clock Generator
	Input High Voltage	$0.7xV_{cc}$	V <sub>cc</sub>		V	,
	Input Low Voltage	-0.3	0.1xV <sub>cc</sub>		٧	
н	Output High Voltge	1.8			٧	I <sub>DH</sub> = -1.0 mA
i	Output High Voltge	V <sub>cc</sub> - 100mV			V	$I_{0H}^{(H)} = -100  \mu A$
	Output Low Voltage	00	0.4		V	$I_{01} = +1.0 \text{ mA}$
1	Reset Input High Voltage	$0.8xV_{cc}$	V <sub>cc</sub>		٧	o.
	Reset Input Low Voltage	-0.03	0.1xV <sub>cc</sub>		V	
	Input Leakage	-2	2		μA	Test at OV, V <sub>cc</sub>
	Output Leakage	-2	2		μA	Test at OV, V <sub>cc</sub>
	Reset Input Current		-80		μA	$V_{RI} = 0V$
	Supply Current		30	20	mA	@ 25 MHz [1]
,	Stand By Current (HALT Mode)		12	8	mA	HALT Mode V <sub>IN</sub> =0V, V <sub>CC</sub> @ 25 MHz [1]
2	Stand By Current (HALT Mode)		8	1	μA	STOP Mode V <sub>№</sub> =0V, V <sub>CC</sub> [1]
	Auto Latch Low Current	-10	10	5	μA	00

Note: [1] All inputs driven to 0V,  $V_{\rm cc}$  and outputs floating.

**AC CHARACTERISTICS**External I/O or Memory Read/Write Timing Diagram




Figure 24. External I/O or Memory Read/Write Timing

AC CHARACTERISTICS External I/O or Memory Read and Write; DSR/DSW; WAIT Timing Table

		T <sub>A</sub> = 0°C to +70°C								
No	Sym	Parameter	33 I Min	MHz Max		MHz Max	20 Min	MHz Max	Typical V <sub>cc</sub> =5.0V <b>@</b> 25℃	Units
1	TdA(AS)	Address Valid To /AS Rise Delay	13		22		26			ns
2	TdAS(A)	/AS Rise To Address Hold Time	20		25		28			ns
4	TdAS(DI) TwAS	/AS Rise Data in Req'd Valid Delay		90		130		160		ns
<del>-</del>	TWAS	/AS Low Width	20		28		36			ns
5	TdAZ(DSR)	Address Float To /DS (Read)	0		0		0			ns
6	TwDSR	/DS (Read) Low Width	65		100		130			ns
7	TwDSW	/DS (Write) Low Width	40		65		75			ns
8	TdDSR(DI)	/DS (Read) To Data in Req'd Valid Delay		30		78		100		ns
9	ThDSR(DI)	/DS Rise (Read) to Data In Hold Time	0		0		0			ns
10	TdDS(A)	/DS Rise To Address Active Delay	25		34		40			ns
11	TdDS(AS)	/DS Rise To /AS Delay	16		30		36			ns
12	TdR/W(AS)	R/W To /AS Rise Delay	12		26		32			ns
13	TdDS(R/W)	/DS Rise To R/W Valid Delay	12	-	30		36			ns
14	TdDO(DSW)	Data Out To /DS (Write) Delay	12		34		40			ns
15 16	ThDSW(DO)	/DS Rise (Write) To Data Out Hold Time	12		34		40			ns
	TdA(DI)	Address To Data In Req'd Valid Delay		110		160		200		ns
17	TdAS(DSR)	/AS Rise To /DS (Read) Delay	20		40		48			ns
18	TaDI(DSR)	Data In Set-up Time To /DS Rise Read	16		30		36			ns
19 20	TdDM(AS)	/DM To /AS Rise Delay	10		22		26			ns
	TdDS(DM)	/DS Rise To /DM Valid Delay							34*	ns
21 22	ThDS(A)	/DS Rise To Address Valid Hold Time							34*	ns
23	TdXT(SCR) TdXT(SCF)	XTAL Falling to SCLK Rising							20*	ns
24	TdXT(DSRF)	XTAL Falling to SCLK Falling							23*	ns
		XTAL Falling to/DS Read Falling							29*	ns
25 26	TdXT(DSRR)	XTAL Falling to /DS Read Rising							29*	ns
27	TdXT(DSWF)	XTAL Falling to /DS Write Falling							29*	ns
28	TdXT(DSWF) TsW(XT)	XTAL Falling to /DS Write Rising							29*	ns
29	ThW(XT)	Wait Set-up Time Wait Hold Time							10*	ns
30	TwW	Wait Hold Time Wait Width (One Wait Time)							15*	ns
		TYAR TYRUN (ONE WAR TIME)							25*	ns

When using extended memory timing add 2 TpC.
Timing numbers given are for minimum TpC.
\* Preliminary value to be characterized.

## Z8 CONTROL REGISTERS (Continued)




Figure 44. Port 3 Mode Register (F7H: Write Only)




Figure 45. Ports 0 and 1 Mode Registers (F8H: Write Only)

Figure 46. Interrupt Priority Register (F9H: Write Only)

11	USTRI	ICTION	SUMMA	RY (C	Continued)

Instruction and Operation	Address Mode	Opcode Byte (Hex)	Flags Affected						
	dst src	_,,	С	Z	s	٧	D	Н	
ADC dst, src dst←dst + src +C	†	1[]	*	*	*	*	0	*	
ADD dst, src dst←dst + src	†	0[]	*	*	*	*	0	*	
AND dst, src dst←dst AND src	t	5[]	-	*	*	0	-	-	
CALL dst SP←SP - 2 @SP←PC, PC←dst	DA IRR	D6 D4	-	-		-	-	-	
CCF C←NOT C		EF	*	•	•	-	-	-	
CLR dst dst←0	R IR	B0 B1	-	-	-	-	•	-	
COM dst dst←NOT dst	R IR	60 61	-	*	*	0	-	•	
CP dst, src dst - src	t	A[ ]	*	*	*	*	-	-	
<b>DA</b> dst dst←DA dst	R IR	40 41	*	*	*	X	-	-	
DEC dst dst←dst - 1	R IR	00 01	-	*	*	*	•	•	
DECW dst dst←dst - 1	RR IR	80 81	-	*	*	*	-	-	
<b>DI</b> IMR(7)←0		8F	-	-	-	-	-	-	
DJNZr, dst r←r - 1 if r ≠ 0 PC←PC + dst Range: +127, -128	RA	rA r = 0 - F	-	-	•	-	-	-	
<b>EI</b> 1MR(7)←1		9F	-	-	-	•	-	-	
HALT		7F	-	-	-	-	-	-	

Instruction and Operation	Mod	iress de src	Opcode Byte (Hex)					V D		
	ası	SIC		_	_		_	_	Н	
INC dst	r		rE	-	*	*	*	-	-	
dst←dst + 1			r = 0 - F							
	R		20							
	IR		21							
INCW dst	RR		A0	_	*	*	*	_	_	
dst←dst + 1	IR		A1							
IRET			BF	*	*	*	*	*	*	
FLAGS←@SP;			<b>.</b>	•						
SP←SP + 1										
PC←@SP;										
SP←SP + 2;										
IMR(7)←1										
JP cc, dst	DA		cD	-	-	-	-	-	-	
if cc is true			c = 0 - F							
PC←dst	IRR		30							
JR cc, dst	RA		сВ	_	_	_	_	_		
if cc is true,			c = 0 - F							
PC←PC + dst										
Range: +127,										
-128										
LD dst, src	r	lm	rC	-	-	_	_	_	-	
dst←src	r	R	r8							
	R	r	r9							
			r = 0 - F							
	r	Χ	C7							
	X	r	D7							
	r	lr	E3							
	lr	r	F3							
	R	R	E4							
	R	IR	E5							
	R	IM	E6							
	IR	IM	E7							
	IR	R	F5							
LDC dst, src	r	Irr	C2	-	-	-	•	-	-	
LDCI dst, src	lr	Irr	С3	-	-	-	-	-	-	
dst←src										
r←r +1;										
rr←rr + 1										

## INSTRUCTION SUMMARY (Continued)

Instruction and Operation	M	ddress ode st src		ode (Hex)	1	Flag Affe	cte		·	D	Н
NOP			FF		-	-				-	-
OR dst, src dst←dst OR src	†	· · · · · ·	4[ ]		-	*	< x	. (	)	-	_
POP dst dst←@SP; SP←SP + 1	R		50 51	<u> </u>	-	-	-	-			-
PUSH src SP←SP - 1; @SP←src		R IR	70 71	<u> </u>	-	-	-	-	-		-
RCF C←0			CF	· · · ·	0	-	-	-			-
<b>RET</b> PC←@SP; SP←SP + 2		.,	AF	<u>.</u>	-	-	-	-	-		-
RL dst	R IR		90 91		*	*	*	*	-		-
RLC dst	R IR		10 11		*	*	*	*	-		
RR dst	R IR		E0 E1	:	*	*	*	*	-	•	-
RRC dst	R IR		C0 C1		*	*	*	*	-	•	
SBC dst, src dst←dst←src←C	†		3[]	;	*	*	*	*	1	>	 k
SCF C←1			DF	1	1	-	-	-	-	-	_
SRA dst	R IR		D0 D1	k	k	*	*	0	-	-	
SRP src RP←src		lm .	31	-		-	-	-	-	-	-

Instruction and Operation	Address Mode	Opcode Byte (Hex)		ag:		_		
	dst src		С	Z	S	٧	D	Н
STOP		6F	-	-		-	-	-
SUB dst, src dst←dst←src	†	2[ ]	*	*	*	*	1	*
<b>SWAP</b> dst	R IR	F0 F1	X	*	*	X	-	-
TCM dst, src (NOT dst) AND src	†	6[]	-	*	*	0	-	-
TM dst, src dst AND src	†	7[]	-	*	*	0	-	-
XOR dst, src dst←dst XOR src	t	B[ ]	-	*	*	0	-	•


† These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a '[ ]' in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes  ${\bf r}$  (destination) and  ${\bf lr}$  (source) is 13.

Addre dst	ss Mode src	Lower Opcode Nibble
r	r	[2]
r	Ir	[3]
R	R	[4]
R	IR	[5]
R	IM	[6]
IR	IM	[7]

### **OPCODE MAP**

								L	ower Ni	bble (H	ex)						
		0	1	2	3	4	5	6	7	8	9	A	В	С	D	Ε	F
	0	6.5 <b>DEC</b> R1	6.5 DEC IR1	6.5 ADD r1, r2	6.5 ADD r1, lr2	10.5 ADD R2, R1	10.5 ADD IR2, R1	10.5 ADD R1, IM	10.5 ADD IR1, IM	6.5 LD r1. R2	6.5 <b>LD</b> r2, R1	12/10.5 DJNZ r1, RA	12/10.0 JR cc, RA	6.5 LD	12.10.0 <b>JP</b>	6.5 INC	
	1	6.5 RLC R1	6.5 RLC IR1	6.5 ADC r1, r2	6.5 ADC r1, Ir2	10.5 ADC R2, R1	10.5 ADC IR2, R1	10.5 ADC R1, IM	10.5 ADC IR1, IM					r1, IM	∞, DA	Î	
	2	6.5 INC R1	6.5 INC	6.5 SUB r1, r2	6.5 SUB r1, Ir2	10.5 SUB R2, R1	10.5 SUB IR2, R1	10.5 SUB R1, IM	10.5 SUB IR1, IM	E							
	3	8.0 <b>JP</b> IRR1	6.1 SRP IM	6.5 SBC r1, r2	6.5 SBC r1, lr2	10.5 SBC R2, R1	10.5 SBC IR2, R1	10.5 SBC R1, IM	10.5 SBC								
	4	8.5 <b>DA</b> R1	8.5 <b>DA</b> IR1	6.5 OR r1, r2	6.5 OR r1, lr2	10.5 OR R2, R1	10.5 OR IR2, R1	10.5 OR R1, IM	10.5 OR								
	5	10.5 POP R1	10.5 <b>POP</b> IR1	6.5 AND r1, r2	6.5 AND r1, ir2	10.5 AND R2, R1	10.5 AND IR2, R1	10.5 AND R1, IM	IR1, IM 10.5 AND IR1, IM								
(Xe	6	6.5 <b>COM</b> R1	6.5 COM IR1	6.5 <b>TCM</b> r1, r2	6.5 TCM r1, ir2	10.5 TCM R2, R1	10.5 TCM IR2, R1	10.5 TCM R1, IM	10.5 TCM IR1, IM								6.0 STOP
Upper Nibble (Hex)	7	10/12.1 PUSH R2	12/14.1 PUSH IR2	6.5 <b>TM</b> r1, r2	6.5 TM r1, Ir2	10.5 <b>TM</b> R2, R1	10.5 TM	10.5 TM F1, IM	10.5 <b>TM</b> IR1, IM								7.0 <b>HALT</b>
pper Ni	8	10.5 DECW RR1	10.5 DECW IR1	12.0 LDE r1, lrr2	18.0 LDEI Ir1, Irr2				1711, 1191								6.1 Dt
_	9	6.5 RL R1	6.5 <b>RL</b> JR1	12.0 LDE r2, irr1	18.0 <b>LDEI</b> lr2, lrr1												6.1 El
	A	10.5 INCW RR1	10.5 INCW IR1	6.5 <b>CP</b> r1, r2	6.5 <b>CP</b> r1, lr2	10.5 CP R2, R1	10.5 <b>CP</b> IR2, R1	10.5 <b>CP</b> R1, IM	10.5 CP IR1, IM								14.0 RET
	В	6.5 <b>CLR</b> R1	6.5 CLR IR1	6.5 <b>XOR</b> r1, r2	6.5 <b>XOR</b> r1, lr2	10.5 XOR	10.5 <b>XOR</b> IR2, R1	10.5 XOR	10.5 XOR IR1, IM								16.0 IRET
	С	6.5 <b>RAC</b> R1	6.5 RRC IR1	12.0 LDC r1, lrr2	18.0 <b>LDCI</b> Ir1, Irr2	·			10.5 LD r1,x,R2								6.5 RCF
	D	6.5 <b>SRA</b> R1	6.5 SRA IR1	12.0 LDC r2, lrr1	18.0 <b>LDCI</b> lr2, lm1	20.0 CALL* IRR1		20.0 CALL	10.5 LD r2,x,R1								6.5 <b>SCF</b>
	Ē	6.5 <b>RR</b> R1	6.5 <b>RR</b> IR1		6.5 LD r1, IR2	10.5 LD R2, R1	10.5 LD R2, R1	10.5 <b>LD</b>	10.5 LD								6.5 CCF
	F	8.5 SWAP R1	8.5 <b>SWAP</b> IR1		6.5 <b>LD</b> lr1, r2		10.5 LD R2, IR1		.,								6.0 <b>NOP</b>
	•		$\overline{}$				<del></del>					<del></del>		<del></del>	$\Rightarrow$		
			2				3	Bvt	es per In	struction	on.	2			3	1	
								-,.	po. 11	on work							



Legend: R = 8-bit address r = 4-bit address  $R_1$  or  $r_2 = D$ st address  $R_1$  or  $r_2 = S$ rc address

Sequence: Opcode, First Operand, Second Operand

Note: The blank areas are not defined.

\* 2-byte instruction appears as a 3-byte instruction

### ORDERING INFORMATION

### Z86C93

20 MHz

 44-pin PLCC
 44-pin QFP
 40-pin DIP
 48-pin VQFP

 Z86C9320VSC
 Z86C9320FSC
 Z86C9320PSC
 Z80C9320ASC

25 MHz

 44-pin PLCC
 44-pin QFP
 40-pin DIP
 48-pin VQFP

 Z86C9325VSC
 Z86C9325FSC
 Z86C9325PSC
 Z80C9325ASC

33 MHz

 44-pin PLCC
 44-pin QFP
 40-pin DIP
 48-pin VQFP

 Z86C9333VSC
 Z86C9333FSC
 Z86C9333PSC
 Z80C9333ASC

For fast results, contact your local Zilog sales office for assistance in ordering the part desired.

### Package

V = Plastic Leaded Chip Carrier P = Plastic Dual In Line Package

### Longer Lead Time

F = Plastic Quad Flat Pack A = Very Small Quad Flat Pack

### Temperature

 $S = 0^{\circ}C$  to  $+70^{\circ}C$ 

### Speed

20 = 20 MHz


25 = 25 MHz

33 = 33 MHz

### Environmental

C = Standard Flow

Example:



## ZILOG DOMESTIC SALES OFFICES AND TECHNICAL CENTERS

### **CALIFORNIA** Agoura ...... 818-707-2160 Irvine ......714-453-9701 COLORADO **FLORIDA** Largo .......813-585-2533 **GEORGIA** ILLINOIS Schaumburg ......708-517-8080 **MINNESOTA** NEW HAMPSHIRE OHIO OREGON Portland ......503-274-6250 **PENNSYLVANIA** Ambler.....215-653-0230 **TEXAS** WASHINGTON

### INTERNATIONAL SALES OFFICES

CANIADA

Toronto	416-673-0634
GERMANY Munich Sömmerda	49-8967-2045 49-3634-23906
JAPAN Tokyo	81-3-3587-0528
HONG KONG Kowloon	852-7238979
KOREA Seoul	82-2-577-3272
SINGAPORE Singapore	65-2357155
TAIWAN Taipei	886-2-741-3125
UNITED KINGDOM Maidenhead	44-628-392-00

© 1992 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of mer-

chantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056