

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	33MHz
Connectivity	EBI/EMI, UART/USART
Peripherals	-
Number of I/O	24
Program Memory Size	·
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	236 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86c9333vsc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIN DESCRIPTION





vcc H		- 		_		Table 1.	40-Pin DIP Pin Identificati	on
Ч	1 2	-	40 39] P36] P31	Pin #	Symbol	Function	Directior
3	3		38] P27	1	V _{cc}	Power Supply	Input
4			37] P26	2	XTAL1	Crystal, Oscillator Clock	Input
5			36 F] P25	3	XTAL2	Crystal, Oscillator Clock	Output
6			35] P24	4	P37	Port 3 pin 7	Output
7			34] P23	5	P30	Port 3 pin 0	Input
8			33 F	P22	6	/RESET	Reset	Input
9			32 F		7	R//W	Read/Write	Output
		Z86C93	31] P21] P20	8	/DS	Data Strobe	Output
11		DIP	30] P33	9	/AS	Address Strobe	Output
12			29 F		10	P35	Port 3 pin 5	Output
			E] P34	11	GND	Ground, GND	Input
13			28	P17	12	P32	Port 3 pin 2	Input
14	1		27] P16			•	
18	5		26] P15	13-20	P00-P07	Port 0 pin 0,1,2,3,4,5,6,7	In/Outpu
16			25 F	-] P14	21-28	P10-P17	Port 1 pin 0,1,2,3,4,5,6,7	In/Outpu
17			24 F	P13	29	P34	Port 3 pin 4	Output
			E		30	P33	Port 3 pin 3	Input
18			23] P12	31-38	P20-P27	Port 2 pin 0,1,2,3,4,5,6,7	In/Outpu
19			22] P11	39	P31	Port 3 pin 1	Input
20			21	P10	40	P36	Port 3 pin 6	Output

Figure 3. 40-Pin DIP

PIN DESCRIPTION (Continued)




Figure 4. 44-Pin PLCC

Table 2. 44-Pin PLCC Pin Identification

No	Symbol	Function	Direction	No	Symbol	Function	Direction
1	V _{cc}	Power Supply	Input	14-16	P00-P02	Port 0 pin 0,1,2	In/Output
2	XTĂĽ2	Crystal, Osc. Clock	Output	17	IACK	Int. Acknowledge	Output
3	XTAL1	Crystal, Osc. Clock	Input	18-22	P03-P07	Port 0 pin 3,4,5,6,7	In/Output
4	P37	Port 3 pin 7	Output	23-27	P10-P14	Port 1 pin 0,1,2,3,4	In/Output
5	P30	Port 3 pin 0	Input	28	/SYNC	Synchronize Pin	Output
6	SCLK	System Clock	Output	29-31	P15-P17	Port 1 pin 5,6,7	In/Output
7	/RESET	Reset	Input	32	P34	Port 3 pin 4	Output
8	R//W	Read/Write	Output	33	P33	Port 3 pin 3	Input
9	/DS	Data Strobe	Output	34-38	P20-P24	Port 2 pin 0,1,2,3,4	In/Output
10	/AS	Address Strobe	Output	39	N/C	Not Connected (20 MH	
11	P35	Port 3 pin 5	Output	00	M/AIT	WAIT (25 or 33 MHz)	Input
12	GND	Ground GND	Input	40-42	P25-P27	Port 2 pin 5,6,7	In/Output
13	P32	Port 3 pin 2	Input	43	P31	Port 3 pin 1	Input
	······		·	44	F36	Port 3 pin 6	Output

. . .

<u>ت. ج</u>ا




Figure 6. 48-Pin VQFP Package


Table 4. 4	18-Pin	VQFP	Pin	Identification
------------	--------	------	-----	----------------

No	Symbol	Function	Direction	No	Symbol	Function	Direction
1	N/C	Not Connected	Input	25	N/C	Not Connected	Input
2	/RESET	Reset	Input	26-28	P15-P17	Port 1 pin 5,6,7	In/Output
3	R/W	Read/Write	Output	29	P34	Port 3 pin 4	Output
4	/DS	Data Strobe	Output	30	P33	Port 3 pin 33	Input
5	/AS	Address Strobe	Output	31-35	P20-P24	Port 2 pin 0,1,2,3,4	In/Output
6	P35	Port 3 pin 5	Input	36	N/C	Not Connected (20 MH	z)Input
7	GND	Ground GND	Input		/W/AIT	WAIT (25 or 33 MHz)	Input
8	P32	Port 3 pin 2	Input	37-39	P25-P27	Port 2 pin 5,6,7	In/Output
9-11	P00-P02	Port 0 pin 3,4,5,6	In/Output	40	F'31	Port 3 pin 1	Input
12	IACK	Int. Acknowledge	Output	41	P'36	Port 3 pin 6	Output
13-16	P03-P06	Port 0 pin 3,4,5,6	In/Output	42	N/C	Not Connected	Input
13-10	N/C	Not Connected	Input	43	V _{cc}	Power Supply	Input
18	P07	Port 0 pin 7	In/Output	44	XTĂĽ2	Crystal, Osc. Clock	Output
19-23	P10-P14	Port 1 pin 0,1,2,3,4	In/Output	45	XTAL1	Crystal, Osc. Clock	Input
24	/SYNC	Synchronize Pin	Output	46	F'37	Port 3 pin 7	Output
				47	F'30	Port 3 pin 0	Input
				48	SCLK	System Clock	Output

<u>к</u> У

Port 3 P30-P37. Port 3 is an 8-bit, TTL compatible four fixed input and four fixed output ports. These eight I/O lines have four fixed (P30-P33) input and four fixed (P34-P37) output

ports. Port 3 pins P30 and P37 when used as serial I/O, are programmed as serial in and serial out, respectively (Figure 10 and Table 5).






Figure 10. Port 3 Configuration

Pin #	I/O	CTC1	Int.	POHS	P2HS	UART	Ext.
P30	In		IRQ3	········		Serial In	
P31	In	T _{IN}	IRQ2		D/R		
P32	In	IN	IRQ0	D/R			
P33	In		IRQ1	-,			
P34	Out						DM
P35	Out			R/D			2
P36	Out	Tout		–	R/D		
P37	Out	001			.,0	Serial Out	

Port 3 is configured under software control to provide the following control functions: handshake for Ports 0 and 2 (/DAV and RDY); four external interrupt request signals (IRQ0-IRQ3); timer input and output signals (T_{IN} and T_{OUT}), and Data Memory Select (/DM).

Port 3 lines P30 and P37 can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/ transmitter operation. The bit rate is controlled by the Counter/Timer 0.


The Z86C93 automatically adds a start bit and two stop bits to transmitted data (Figure 10). Odd parity is also available as an option. Eight data bits are always transmitted,

regardless of parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.

The Auto Latch on Port 3 puts a valid CMOS level on all CMOS inputs that are not externally driven. Whether this level is zero or one, cannot be determined. A valid CMOS level rather than a floating node reduces excessive supply current flow in the input buffer.

ADDRESS SPACE (Continued)



 \sim

Figure 13. Register File

FUNCTIONAL DESCRIPTION

This section breaks down the Z86C93 into its main functional parts.

Multiply/Divide Unit

The Multiply/Divide unit describes the basic features, implementation details of the interface between the Z8 and the multiply/divide unit.

Basic features:


- 16-bit by 16-bit multiply with 32-bit product
- 32-bit by 16-bit divide with 16-bit quotient and 16-bit remainder
- Unsigned integer data format
- Simple interface to Z8

Interface to Z8. The following is a brief description of the register mapping in the multiply/divide unit and its interface to the Z8 (Figure 16).

The multiply/divide unit is interfaced like a peripheral. The only addressing mode available with the peripheral interface is register addressing. In other words, all of the operands are in the respective registers before a multiplication/division can start.

Register mapping. The registers used in the multiply/divide unit are mapped onto the expanded register file in Bank E. The exact register locations used are shown below.

REGISTER	ADDRESS
MREG0 MREG1 MREG2 MREG2	(E) 00 (E) 01 (E) 02
MREG3 MREG4 MREG5 MDCON GPR GPR	(E) 03 (E) 04 (E) 05 (E) 06 (E) 14 (E) 15





Interrupts

Ô

F

١.

e.

The Z86C93 has six different interrupts from nine different sources. The interrupts are maskable and prioritized. The nine sources are divided as follow: four sources are claimed by Port 3 lines P30-P33, one in Serial Out, one in Serial In, and three in the counter/timers. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register. All Z86C93 interrupts are vectored through locations in the program memory. When an interrupt machine cycle is activated an interrupt request is granted. Thus, this disables all of the subsequent interrupts, save the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the Interrupt Request register is polled to determine which of the interrupt requests need service. Software initiated interrupts are supported by setting the appropriate bit in the Interrupt Request Register (IRQ). Internal interrupt requests are sampled on the falling edge of the last cycle of every instruction. The interrupt request must be valid 5TpC before the falling edge of the last clock cycle of the currently executing instruction:

When the device samples a valid interrupt request, the next 48 (external) clock cycles are used to prioritize the interrupt, and push the two PC bytes and the FLAG register on the stack. The following nine cycles are used to fetch the interrupt vector from external memory. The first byte of the interrupt service routine is fetched beginning on the 58th TpC cycle following the internal sample point, which corresponds to the 63rd TpC cycle following the external interrupt sample point.




Figure 21. Interrupt Block Diagram

Power Down Modes

[]

HALT. Turns off the internal CPU clock but not the XTAL oscillation. The counter/timers and the external interrupts IRQ0, IRQ1, IRQ2 and IRQ3 remain active. The devices are recovered by interrupts, either externally or internally generated. During HALT mode, /DS, /AS and R//W are HIGH. The outputs retain their preview value, and the inputs are floating.

STOP. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to $10 \ \mu$ A or less. The STOP mode is terminated by a /RESET, which causes the processor to restart the application program at address 000CH.

In order to enter STOP (or HALT) mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user executes a NOP (opcode=OFFH) immediately before the appropriate sleep instruction, i.e.:

Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended pe-

	NOP	; clear the pipeline
6F	STOP	; enter STOP mode
		or
FF	NOP	; clear the pipeline
7F	HALT	; enter HALT mode

riod may affect device reliability.

ABSOLUTE MAXIMUM RATINGS


Symbol	Description	Min	Мах	Units
V _{cc}	Supply Voltage*	-0.3	+7.0	V
T _{stg}	Storage Temp	-65	+150	C
T _A	Oper Ambient Temp	†	†	C

Voltages on all pins with respect to GND.

† See Ordering Information

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin Test Load Diagram (Figure 23).









•

DC ELECTRICAL CHARACTERISTICS V_{cc} = 5.0V \pm 10%

Sym	Parameter	T _A ≃ 0°C to Min	+70°C Max	Typical at 25℃	Units	Conditions
	Max Input Voltage		7		v	ي, 250 µA
сн	Clock Input High Voltage	3.8	V _{cc} 0.8		٧	Driven by External Clock Generator
CL IH	Clock Input Low Voltage	-0.03	0.8		v	Driven by External Clock Generator
IH	Input High Voltage	2.0	V _{cc} 0.8		٧	.,
۶L.	Input Low Voltage	-0.3	0.8		۷	
он	Output High Voltge	2.4			V	l _{он} =-2.0 mA
OH OL	Output High Voltage	V _{cc} -100mV			٧	I _{0H} = ~100 μA
OL	Output Low Voltage		0.4		۷	$I_{0L} = +5 \text{ mA}$
RH	Reset Input High Voltage	3.8	V _{cc}		v	0L
RI	Reset Input Low Voltage	-0.03	V _{cc} 0.8		۷	
	Input Leakage	-2	2	• • • • • • • • • • • • • • • • • • • •	μA	Test at OV, V _{cc}
ι	Output Leakage	-2	2		μA	Test at OV, V _{cc}
ı	Reset Input Current		-80		μA	$V_{\rm H} = 0V$
с	Supply Current		55	35	mA	@ 33 MHz [1]
			40	25	mA	@ 25 MHz [1]
			30	20	mA	@ 20 MHz [1]
:C1	Standby Current (HALT Mod	de)	15	9	mA	HALT Mode V _{IN} = OV, V _{cc} @ 25 MHz [1]
			20	15		HALT Mode $V_{IN} = 0V$, $V_{CC} @ 33$ MHz [1]
			12	7	mA	HALT Mode $V_{N} = 0V$, $V_{cc} @ 20$ MHz [1]
C2	Standby Current (STOP More	de)	10	1	μA	STOP Mode $V_{N} = 0V, V_{cc}$ [1]
1	Auto Latch Current	-16	16	5	μA	N CC LT

Note: [1] All inputs driven to 0V, or V_{cc} and outputs floating.

AC CHARACTERISTICS External I/O or Memory Read/Write Timing Diagram




Figure 24. External I/O or Memory Read/Write Timing

 \wedge

~

1

C)


- 0	•
£	
1	111
<u>ر</u>	<i>i</i>

4	r.,	
ξ.	1.2	

AC CHARACTERISTICS
External I/O or Memory Read and Write; DSR/DSW; WAIT Timing Table

						°C = 0°C				
No	Sym	Parameter	33 I Min	MHz Max		MHz Max	20 Min	MHz Max	Typical V _{cc} =5.0V @ 25°C	Units
1	TdA(AS)	Address Valid To /AS Rise Delay	13		22	··	26			ns
2	TdAS(A)	/AS Rise To Address Hold Time	20		25		28			ns
3 4	TdAS(DI)	/AS Rise Data in Req'd Valid Delay		90		130		160		ns
4	TwAS	/AS Low Width	20		28		36			ns
5	TdAZ(DSR)	Address Float To /DS (Read)	0		0		0			ns
6	TwDSR	/DS (Read) Low Width	65		100		130			ns
7	TwDSW	/DS (Write) Low Width	40		65		75			ns
8	TdDSR(DI)	/DS (Read) To Data in Req'd Valid Delay		30		78		100		ns
9	ThDSR(DI)	/DS Rise (Read) to Data In Hold Time	0	•••••••••••••••••••••••••••••••••••••••	0	i	0	·		ns
10	TdDS(A)	/DS Rise To Address Active Delay	25		34		40			ns
11	TdDS(AS)	/DS Rise To /AS Delay	16		30		36			ns
12	TdR/W(AS)	R/W To /AS Rise Delay	12		26		32			ns
13	TdDS(R/W)	/DS Rise To R/W Valid Delay	12		30		36			 NS
14	TdDO(DSW)	Data Out To /DS (Write) Delay	12		34		40			ns
15	ThDSW(DO)	/DS Rise (Write) To Data Out Hold Time	12		34		40			ns
16	TdA(DI)	Address To Data In Reg'd Valid Delay		110		160		200		ns
17	TdAS(DSR)	/AS Rise To /DS (Read) Delay	20		40		48			ns
18	TaDI(DSR)	Data In Set-up Time To /DS Rise Read	16		30		36			ns
19	TdDM(AS)	/DM To /AS Rise Delay	10		22		26			ns
20	TdDS(DM)	/DS Rise To /DM Valid Delay							34*	ns
21	ThDS(A)	/DS Rise To Address Valid Hold Time							34*	ns
22	TdXT(SCR)	XTAL Falling to SCLK Rising							20*	ns
23	TdXT(SCF)	XTAL Falling to SCLK Falling							23*	ns
24	TdXT(DSRF)	XTAL Falling to/DS Read Falling							29*	ns
25	TdXT(DSRR)	XTAL Falling to /DS Read Rising							29*	ns
26 27	TdXT(DSWF)	XTAL Falling to /DS Write Falling							29*	ns
27 28	TdXT(DSWF) TsW(XT)	XTAL Falling to /DS Write Rising							29*	ns
20 29	TSW(XT) ThW(XT)	Wait Set-up Time Wait Hold Time							10*	ns
30	TwW	Wait Hold Time Wait Width (One Wait Time)							15*	ns
									25*	ns

Notes: When using extended memory timing add 2 TpC. Timing numbers given are for minimum TpC. * Preliminary value to be characterized.




 \sim

 \sim

~:

.,

Figure 25. XTAL/SCLK To DSR and DSW Timing





0

ور."

AC CHARACTERISTICS Additional Timing Diagram 3 Clock G 1 \bigcirc T IN IRQ N

Figure 27. Additional Timing

AC CHARACTERISTICS Additional Timing Table

No	Symbol	Parameter			•	T_ = 0°C to	Units	Note		
			33 M	/Hz	24 N	/Ĥz	20 N	Hz		
			Min	Max	Min	Max	Min	Max		
1	ТрС	Input Clock Period	30	1000	42	1000	50	1000	ns	[1]
2	TrC,TfC	Clock Imput Rise & Fall Times		5		10		10	ns	[1]
3	TwC	Input Clock Width	10		11		15		ns	(1)
4	TwTinL	Timer Input Low Width	75		75		75		ns	[2]
5	TwTinH	Timer Input High Width	3TpC		3TpC		3TpC			[2]
6	TpTin	Timer Input Period	8TpC		8TpC		8TpC			[2]
7	TrTin,TfTin	Timer Input Rise & Fall Times	100		100		100		ns	[2]
8A	TwiL	Interrupt Request Input Low Times	70		70		70		ns	[2,4]
8B	TwiL	Interrupt Request Input Low Times	5TpC		5TpC		5TpC	<u></u>		[2,5]
9	TwiH	Interrupt Request Input High Times	3TpC		3TpC		3TpC			[2,3]

 Notes:

 [1] Clock timing references use 3.8V for a logic 1 and 0.8V for a logic 0.


 [2] Timing references use 2.0V for a logic 1 and 0.8V for a logic 0.

 [3] Interrupt references request via Port 3.

 [4] Interrupt request via Port 3 (P31-P33)'.

 [5] Interrupt request via Port 30.

No	Symbol	Parameter	T _A = 0% Min	C to +70℃ Max	11-14	Data
1	TsDI(DAV)	Data In Setup Time to /DAV	0		Units	Direction
2	ThDI(DAV)	RDY to Data In Hold Time	0		ns	In
3	TwDAV	/DAV Width	U		ns	In
4	TdDAVIf(RDYf)	/DAV to RDY Delay	40		ns	in
5		· · · · · · · · · · · · · · · · · · ·		70	ns	In
5	TdDAVIr(RDYr) TdRDYOr(DAVIf)	DAV Rise to RDY Wait Time		40	ns	In
7	TdD0(DAV)	RDY Rise to DAV Delay	0		ns ns	
3	TdDAV0f(RDYIf)	Data Out to DAV Delay		TpC	ns	in Out
		/DAV to RDY Delay	0	•		
}	TdRDYIf(DAVOr)	RDY to /DAV Rise Delay			ns	Out
0	TwRDY	RDY Width	10	70	ns	Out
1	TdRDYIr(DAVOf)	RDY Rise to DAV Wait Time	40		ns	Out
				40	ns	Out



Carry Flag

Figure 49. Flag Register (FCH: Read/Write)

INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

Symbol Meaning IRR Indirect register pair or indirect workingregister pair address Irr Indirect working-register pair only Х Indexed address DA Direct address RA Relative address IM Immediate R Register or working-register address Working-register address only r IR Indirect-register or indirect working-register address lr Indirect working-register address only RR Register pair or working register pair address

Flags. Control register (R252) contains the following six flags:

Symbol	Meaning
С	Carry flag
Z	Zero flag
S	Sign flag
V	Overflow flag
D	Decimal-adjust flag
н	Half-carry flag
Affected fla	gs are indicated by:
0	Clear to zero
1	Set to one
*	Set to clear according to operation

Unaffected

Undefined


-

х

Symbols. The following symbols are used in describing the instruction set.

Symbol	Meaning
dst	Destination location or contents
src	Source location or contents
сс	Condition code
@	Indirect address prefix
SP	Stack Pointer
PC	Program Counter
FLAGS	Flag register (Control Register 252)
RP	Register Pointer (R253)
IMR	Interrupt mask register (R251)

INSTRUCTION FORMATS



INSTRUCTION SUMMARY

Note: Assignment of a value is indicated by the symbol " \leftarrow ". For example:

dst ← dst + src

indicates that the source data is added to the destination data and the result is stored in the destination location. The

notation "addr (n)" is used to refer to bit (n) of a given operand location. For example:

dst (7)

refers to bit 7 of the destination operand.

INSTRUCTION SUMMARY (Continued)

and Operation	Mod		Opcode Byte (Hex)	Af		tec					Instructio and Opera		Address Mode	Opcode Byte (Hex)		lag ffe		d		
	dst	SIC		С	z	s	<u>۱</u>	/	D	н			dst src	,,				ŝ١	/	D
NOP			FF	-	-	-	-		•	-	STOP			6F	-	-		-		
OR dst, src		·	4[]	-	*	*	0			-	SUB dst, s		+	2[1						
dst←dst OR src											dst←dst←		1	2[]	ж	×	*	: *	K .	:
POP dst	R		50	-	-	-	-			-	SWAP dst		R	F0	~					
dst←@SP;	IR		51								с ust		IR	FU F1	X	ж	*	×	-	
SP←SP + 1												3 0		FI						
PUSH src		R	70	-	-	_				_	L									
SP←SP - 1;		IR	71								TCM dst, s									
ØSP←src											(NOT dst)		†	6[]	-	*	*	0	-	-
RCF				_		_					AND src									
CF C←0			CF	0	-	-	-	-		-										
~U											TM dst, src		†	7[]	-	*	*	0	-	-
RET	. <u></u>		AF		-					_	dst AND sr	C								
°C←@SP;			7.0	-	-	•	-	-			YOD date a									_
P←SP + 2											XOR dst, s dst←dst	Ċ	t	B[]	-	*	*	0	-	-
L dst	R		90	*	- -	*	*				XOR src									
	IR		91	Ŧ	T	*	ጥ	•	-											
																	_			_
											† These inst	ructions	have an identi	ical set of add	ress	sinc	m	ode	s. v	hic
ILC dst			10								are encoded	tor brevit	ty. The first ood	ical set of add code nibble is f	fou in	hd ir	h the	aina	stru	otio
ILC dst	R IR		10 11	*	*	*	*	-	-		set table abo in this table, a	for brevit ve. The s and its va	ty. The first opo second nibble alue is found i	ical set of addi code nibble is f is expressed n the following	our	nd ir nbo	n the dica	e ins	stru	ctia
				*	*	*	*	-	-		are encoded set table abo in this table, a applicable ac	for brevit ve. The s and its va ddressing	ty. The first opo second nibble alue is found i g mode pair.	code nibble is f is expressed n the following	four syn tab	nd ir nbo ble t	n the lica lo th	e ins illy t ne le	stru oy a eft c	ctio '[f th
			11	*				_			are encoded set table abo in this table, a applicable ac For example,	tor brevit ve. The s and its va ddressing the opc	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed n the following DC instruction	four syn tab	nd ir nbo ble t	n the lica lo th	e ins illy t ne le	stru oy a eft c	ctio ('[If th
	IR		11					_			are encoded set table abo in this table, a applicable ac For example,	tor brevit ve. The s and its va ddressing the opc	ty. The first opo second nibble alue is found i g mode pair.	code nibble is f is expressed n the following DC instruction	four syn tab	nd ir nbo ble t	n the lica lo th	e ins illy t ne le	stru oy a eft c	ctio ('[If th
[]+ [7]+ R dst +[] [+[7]	IR R IR	ł	11 E0 E1					_			are encoded set table abo in this table, a applicable ad For example, modes r (des	for brevit ve. The s and its va ddressing the opc tination)	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed n the following DC instruction	four syn tab	nd ir nbo ble t	n the lica lo th	e ins illy t ne le ado	stru oy a eft c	ctio ('[If th
[]+ [7]+ R dst +[] [+[7]	IR R IR R		11 E0 == E1 C0 ==		*	*	*	-			are encoded set table abo in this table, a applicable ac For example, modes r (des	for brevit ve. The s and its va ddressing the opc tination)	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab	nd ir nba ble t ng t	h the	e ins illy t ne le ado	stru by a eft c dres	ctio f th
R dst	IR R IR		11 E0 5 E1	* :	*	*	*	-			are encoded set table abo in this table, a applicable ad For example, modes r (des	for brevit ve. The s and its va ddressing the opc tination)	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab	nd ir nbo ble t ng t	he	e ins illy t ne le adc er Nib	stru by a eft c dres	ctio f th
Image: Control of the second secon	IR R IR R		11 E0 :: E1 C0 :: C1	* :	*	*	*	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst	tor brevit ve. The s and its va ddressing the opc tination) s Mode src	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab	nd ir nbo ble t ng t	h the	e ins illy t ne le adc er Nib	stru by a eft c dres	ctio '[f th
Image: Control of the second secon	IR R IR R IR		11 E0 :: E1 C0 :: C1 ::	* :	*	*	*	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst	tor brevit ve. The s and its va ddressing the opc tination) s Mode src	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab	nd ir nbo ble t ng t	he	e ins illy t ne le adc er Nib	stru by a eft c dres	ctio '[f th
$\mathbf{R} \operatorname{dst}$	IR R IR R IR		11 E0 E1 C0 : C1 3[] ;	* :	*	*	*	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst	tor brevit ve. The s and its va ddressing the opc tination) Mode src	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab	nd ir nba ble t ng t	he ow	e ins illy t ne le adc er Nib	stru by a eft c dres	ctia '[f th
$\mathbf{R} \operatorname{dst}$	IR R IR R IR		11 E0 E1 C0 : C1 3[] ;	* :	*	*	*	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst r r	tor brevit ve. The s and its va ddressing the opc tination) s Mode src r Ir R	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab	nd ir nbo ble t ng t	1 the lica to the he [2] [3]	e ins illy t ne le adc er Nib	stru by a eft c dres	ctia '[f th
$\begin{bmatrix} \hline c & \hline r \hline r$	IR R IR R IR		11 E0 :: E1 C0 :: C1 3[] :: DF ·	* :	*	*	* *	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst r r R	tor brevit ve. The s and its va idressing the opc tination) s Mode src r Ir	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab	nd ir nbo ble t ng t	hthe he [2]	e ins illy t ne le adc er Nib	stru by a eft c dres	ctio '[f th
$\begin{bmatrix} c + 7 & 0 + 1 \\ \hline c & 7 & 0 + 1 \end{bmatrix}$ R dst $= \begin{bmatrix} c & 7 & 0 \\ \hline -7 & 0 \end{bmatrix}$ RC dst $= \begin{bmatrix} c & 7 & 0 \\ \hline -7 & 0 \end{bmatrix}$ BC dst, src st $= dst \leftarrow src \leftarrow C$ CF $= 1$	IR R IR IR †	(((([[11 E0 :: E1 C0 :: C1 3[] :: DF ·	* :	*	*	* *	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst r r R	tor brevit ve. The s and its va ddressing the opc tination) s Mode src r Ir R	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab	nd ir nba ble t ng t La	1 the lica to the he [2] [3]	e ins illy t ne le adc er Nib	stru by a eft c dres	ctic '[f th
$\begin{bmatrix} c + 7 & 0 + 1 \\ \hline c & 7 & 0 + 1 \\ \hline r & c & 0 \\ \hline r & $	IR R IR IR †		111 E0 = = = = = = = = = = = = = = = = = = =	* :	*	*	* *	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst r r R R	tor brevit ve. The s and its va ddressing the opc tination) Mode src r Ir Ir R IR	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab	nd ir nbo ble t ng t Lo coe	1 the lica to the the [2] [3] [4]	e ins illy t ne le adc er Nib	stru by a eft c dres	ctia '[f th

))

Notes:

ZILOG DOMESTIC SALES OFFICES AND TECHNICAL CENTERS

CALIFORNIA Agoura Campbell Irvine	
COLORADO Boulder	
FLORIDA Largo	813-585-2533
GEORGIA Norcross	404-448-9370
ILLINOIS Schaumburg	708-517-8080
MINNESOTA Minneapolis	612-944-0737
NEW HAMPSHIRE Nashua	603-888-8590
OHIO Independence	216-447-1480
OREGON Portland	503-274-6250
PENNSYLVANIA Ambler	215-653-0230
TEXAS Dallas	214-987-9987
WASHINGTON Seattle	206-523-3591

INTERNATIONAL SALES OFFICES

CANADA Toronto
GERMANY Munich
JAPAN Tokyo81-3-3587-0528
HONG KONG Kowloon
KOREA Seoul
SINGAPORE Singapore
TAIWAN Taipei
UNITED KINGDOM Maidenhead

© 1992 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of mer-

DC-2508-03

chantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056

I