

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	33MHz
Connectivity	EBI/EMI, UART/USART
Peripherals	<u> </u>
Number of I/O	24
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	236 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86c9333vsg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIN DESCRIPTION





vcc H		- 		Table 1. 40-Pin DIP Pin Identification				on
Ч	1 2	-	40 39] P36] P31	Pin #	Symbol	Function	Directior
3	3		38] P27	1	V _{cc}	Power Supply	Input
4			37] P26	2	XTAL1	Crystal, Oscillator Clock	Input
5			36 F	-] P25	3	XTAL2	Crystal, Oscillator Clock	Output
6			35] P24	4	P37	Port 3 pin 7	Output
7			34] P23	5	P30	Port 3 pin 0	Input
8			33 F	P22	6	/RESET	Reset	Input
9			32 F		7	R//W	Read/Write	Output
		Z86C93	31] P21] P20	8	/DS	Data Strobe	Output
11		DIP	30] P33	9	/AS	Address Strobe	Output
12			29 F		10	P35	Port 3 pin 5	Output
			E] P34	11	GND	Ground, GND	Input
13			28	P17	12	P32	Port 3 pin 2	Input
14	1		27] P16			•	
18	5		26] P15	13-20	P00-P07	Port 0 pin 0,1,2,3,4,5,6,7	In/Outpu
16			25 F	-] P14	21-28	P10-P17	Port 1 pin 0,1,2,3,4,5,6,7	In/Outpu
17			24 F	P13	29	P34	Port 3 pin 4	Output
			E		30	P33	Port 3 pin 3	Input
18			23] P12	31-38	P20-P27	Port 2 pin 0,1,2,3,4,5,6,7	In/Outpu
19			22] P11	39	P31	Port 3 pin 1	Input
20			21	P10	40	P36	Port 3 pin 6	Output

Figure 3. 40-Pin DIP




Figure 5. 44-Pin QFP

Table 3.	44-Pin	QFP	Pin	Identification

No	Symbol	Function	Direction	No	Symbol	Function	Direction
1 2 3 4	/RESET R//W /DS /AS	Reset Read/Write Data Strobe Address Strobe	Input Output Output Output	26 27 28-32 33	P34 P33 P2C-P24 N/C	Port 3 pin 4 Port 3 pin 3 Port 2 pin 0,1,2,3,4 Not Connected (20 MH	Output Input In/Output z)Input
5 6 7 8-10	P35 GND P32 P00-P02	Port 3 pin 5 Ground GND Port 3 pin 2 Port 0 pin 0,1,2	Input Input Input In/Output	34-36 37 38	/WAIT P25-P27 P31 P36	WAIT (25 or 33 MHz) Port 2 pin 5,6,7 Port 3 pin 1 Port 3 pin 6	Input In/Output Input Output
11 12-16 17-21	IACK P03-P07 P10-P14	Int. Acknowledge Port 0 pin 3,4,5,6,7	Output In/Output	39 40	V _{pc} XTAL2	Power Supply Crystal, Osc. Clock	Input Output
22 23-25	/SYNC P15-P17	Port 1 pin 0,1,2,3,4 Synchronize Pin Port 1 pin 5,6,7	In/Output Output In/Output	41 42 43 44	XTAL1 P37 P30 SCLK	Crystal, Osc. Clock Port 3 pin 7 Port 3 pin 0 System Clock	Input Output Input Output




Figure 6. 48-Pin VQFP Package

Table 4. 4	18-Pin	VQFP	Pin	Identification
------------	--------	------	-----	----------------

No	Symbol	Function	Direction	No	Symbol	Function	Direction
1	N/C	Not Connected	Input	25	N/C	Not Connected	Input
2	/RESET	Reset	Input	26-28	P15-P17	Port 1 pin 5,6,7	In/Output
3	R/W	Read/Write	Output	29	P34	Port 3 pin 4	Output
4	/DS	Data Strobe	Output	30	P33	Port 3 pin 33	Input
5	/AS	Address Strobe	Output	31-35	P20-P24	Port 2 pin 0,1,2,3,4	In/Output
6	P35	Port 3 pin 5	Input	36	N/C	Not Connected (20 MH	z)Input
7	GND	Ground GND	Input		/W/AIT	WAIT (25 or 33 MHz)	Input
8	P32	Port 3 pin 2	Input	37-39	P25-P27	Port 2 pin 5,6,7	In/Output
9-11	P00-P02	Port 0 pin 3,4,5,6	In/Output	40	F'31	Port 3 pin 1	Input
12	IACK	Int. Acknowledge	Output	41	P'36	Port 3 pin 6	Output
13-16	P03-P06	Port 0 pin 3,4,5,6	In/Output	42	N/C	Not Connected	Input
13-10	N/C	Not Connected	Input	43	V _{cc}	Power Supply	Input
18	P07	Port 0 pin 7	In/Output	44	XTĂĽ2	Crystal, Osc. Clock	Output
19-23	P10-P14	Port 1 pin 0,1,2,3,4	In/Output	45	XTAL1	Crystal, Osc. Clock	Input
24	/SYNC	Synchronize Pin	Output	46	F'37	Port 3 pin 7	Output
				47	F'30	Port 3 pin 0	Input
				48	SCLK	System Clock	Output

<u>к</u> У




Figure 7. Port 0 Configuration

8


•

100

e de la composición de la comp

Port 3 P30-P37. Port 3 is an 8-bit, TTL compatible four fixed input and four fixed output ports. These eight I/O lines have four fixed (P30-P33) input and four fixed (P34-P37) output

ports. Port 3 pins P30 and P37 when used as serial I/O, are programmed as serial in and serial out, respectively (Figure 10 and Table 5).






Figure 10. Port 3 Configuration

Pin #	I/O	CTC1	Int.	POHS	P2HS	UART	Ext.
P30	In		IRQ3	········		Serial In	
P31	In	T _{IN}	IRQ2		D/R		
P32	In	IN	IRQ0	D/R			
P33	In		IRQ1	-,			
P34	Out						DM
P35	Out			R/D			2
P36	Out	Tout		–	R/D		
P37	Out	001			.,0	Serial Out	

Port 3 is configured under software control to provide the following control functions: handshake for Ports 0 and 2 (/DAV and RDY); four external interrupt request signals (IRQ0-IRQ3); timer input and output signals (T_{IN} and T_{OUT}), and Data Memory Select (/DM).

Port 3 lines P30 and P37 can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/ transmitter operation. The bit rate is controlled by the Counter/Timer 0.


The Z86C93 automatically adds a start bit and two stop bits to transmitted data (Figure 10). Odd parity is also available as an option. Eight data bits are always transmitted,

regardless of parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.


The Auto Latch on Port 3 puts a valid CMOS level on all CMOS inputs that are not externally driven. Whether this level is zero or one, cannot be determined. A valid CMOS level rather than a floating node reduces excessive supply current flow in the input buffer.

ADDRESS SPACE (Continued)



 \sim

Figure 13. Register File





2

 \checkmark







Figure 15. Register Pointer


 \bigcirc

Register allocation. The following is the register allocation during multiplication.

The following is the register allocation during division.

Multiplier high byte Multiplier low byte Multiplicand high byte Multiplicand low byte	MREG2 MREG3 MREG4 MREG5	High byte of high word of dividend Low byte of high word of dividend High byte of low word of dividend Low byte of low word of dividend High byte of divisor	MREG0 MREG1 MREG2 MREG3 MREG4
Result high byte of high word Result low byte of high word Result high byte of low word Result low byte of low word Multiply/Divide Control register	MREG0 MREG1 MREG2 MREG3 MDCON	Low byte of divisor High byte of remainder Low byte of remainder High byte of quotient Low byte of quotient Multiply/Divide Control register	MREG5 MREG0 MREG1 MREG2 MREG3 MDCON





Control register. The MDCON (Multiply/Divide Control Register) is used to interface with the multiply/divide unit (Figure 16). Specific functions of various bits in the control register are given below.

DONE bit (D7). This bit is a handshake bit between the math unit and the external world. On power up, this bit is set to 1 to indicate that the math unit has completed the previous operation and is ready to perform the next operation.

Before starting a new multiply/divide operation, this bit should be reset to 0 by the processor/programmer. This indicates that all the data registers have been loaded and the math unit can now begin a multiply/divide operation. During the process of multiplication or division, this bit is write-protected. Once the math unit completes its operation it sets this bit to indicate the completion of operation. The processor/programmer can then read the result. MULSL. Multiply Select (D6). If this bit is set to 1, it indicates a multiply operation directive. Like the DONE bit, this bit is also write-protected during math unit operation and is reset to 0 by the math unit upon starting of the multiply/divide operation.

DIVSL. *Division Select* (D5). Similar to D6, D5 starts a division operation.

D4-D2. Reserved.

DIVOVF. *Division Overflow* (D1). This bit indicates an overflow during the division process. Division overflow occurs when the high word of the dividend is greater than or equal to the divisor. This bit is read only. When set to 1, it indicates overflow error.

~

FUNCTIONAL DESCRIPTION (Continued)

Operation

Except for the programmable down counter length and clock input, T2 is identical to T0.

T0 and T1 retain all their features except that now they are extendable interims of the down-counter length.

The output of T2, under program control, goes to an output pin (P35). Also, the interrupt generated by T2 is ORed with the interrupt request generated by P32. Note that the service routine then has to poll the T2 flag bit and also clear it (Bit 7 of T2 Timer Mode Register).

On power up, T0 and T1 are configured in the 8-bit down counter length mode (to be compatible with Z86C91) and T2 is in the 32-bit mode with its output disabled (no interrupt is generated and T2 output DOES NOT go to port pin P35).

The UART uses T0 for generating the bit clock. This means, while using UART, T0 should be in 8-bit mode. So, while using the UART there are only two independent timer/ counters.

The counters are configured in the following manner:


Timer	Mode	Byte
ТО	8-bit	Low Byte (T0)
TO	16-bit	High Byte (TO) + Low Byte (TO)
T1	8-bit	Low Byte (T1)
T1	16-bit	High Byte (T1)+ Low Byte (T1)
T 1	24-bit	High Byte (T0) + High Byte (T1) +
		Low Byte (T1)
T2	16-bit	High Byte (T2) + Low Byte (T2)
T2	24-bit	High Byte (T0) + High Byte (T2) +
		Low Byte (T2)
T2	32-bit	High Byte (T0) + High Byte (T1) +
		High Byte (T2) + Low Byte (T2)

Note that the T2 interrupt is logically 0Red with P32 to generate IRQ0.


The T2 Timer Mode register is shown in Figure 19. Upon reaching end of count, bit 7 of this register is set to one. This bit IS NOT reset in hardware and it has to be cleared by the interrupt service routine.

T2 interrogates the state of the Count Mode Bit (D2) once it has counted down to it's zero value. T2 then makes the decision to continue counting (Module N Mode) or stop (Single Pass Mode). Observe this functionality if attempting to modify the count mode prior to the end of count bit (D7) being set. The register map of the new CTC registers is shown in Figure 13. T0 high byte and T1 high byte are at the same relative locations as their respective low bytes, but in a different register bank.

The T2 prescaler register is shown in Figure 19. Bits 1 and 0 of this register control the various cascade modes of the counters.









Ĵ,

Power Down Modes

[]

HALT. Turns off the internal CPU clock but not the XTAL oscillation. The counter/timers and the external interrupts IRQ0, IRQ1, IRQ2 and IRQ3 remain active. The devices are recovered by interrupts, either externally or internally generated. During HALT mode, /DS, /AS and R//W are HIGH. The outputs retain their preview value, and the inputs are floating.

STOP. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to $10 \ \mu$ A or less. The STOP mode is terminated by a /RESET, which causes the processor to restart the application program at address 000CH.

In order to enter STOP (or HALT) mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user executes a NOP (opcode=OFFH) immediately before the appropriate sleep instruction, i.e.:

Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended pe-

	NOP	; clear the pipeline
6F	STOP	; enter STOP mode
		or
FF	NOP	; clear the pipeline
7F	HALT	; enter HALT mode

riod may affect device reliability.

ABSOLUTE MAXIMUM RATINGS


Symbol	Description	Min	Мах	Units
V _{cc}	Supply Voltage*	-0.3	+7.0	V
T _{stg}	Storage Temp	-65	+150	C
T _A	Oper Ambient Temp	†	†	C

Voltages on all pins with respect to GND.

† See Ordering Information

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin Test Load Diagram (Figure 23).







DC ELECTRICAL CHARACTERISTICS $V^{}_{\rm CC}$ = 3.3V \pm 10%


ym	Parameter	T _A = 0℃ t Min	o +70°C Max	Typical at 25°C	Units	Conditions
	Max Input Voltage		7		V	l _{.N} 250 μA
4	Clock Input High Voltage	0.8 V _{cc}	V _{cc} 0.1xV _{cc}		٧	Driven by External Clock Generator
	Clock Input Low Voltage	-0.03	0.1xV _{cc}		V	Driven by External Clock Generator
	Input High Voltage	0.7xV _{cc}	V _{cc}		V	,
	Input Low Voltage	-0.3	0.1xV _{cc}		٧	
	Output High Voltge	1.8			V	I _{он} = -1.0 mA
	Output High Voltge	V _{cc} - 100mV			V	$I_{\text{OH}}^{\text{off}} = -100 \mu\text{A}$
	Output Low Voltage	00	0.4		V	$I_{\alpha}^{n} = +1.0 \text{ mA}$
	Reset Input High Voltage	0.8xV _{cc}	V _{cc}		V	ŬĹ
	Reset Input Low Voltage	-0.03	0.1xV _{cc}		V	
	Input Leakage	-2	2		μA	Test at OV, V _{cc}
	Output Leakage	-2	2		μA	Test at OV, Vcc
	Reset Input Current		-80		μA	$V_{BI} = 0V$
	Supply Current		30	20	mA	@ 25 MHz [1]
	Stand By Current (HALT Mode)		12	8	mA	HALT Mode V _{IN} =0V, V _{cc} @ 25 MHz [1]
	Stand By Current (HALT Mode)		8	1	μA	STOP Mode V = OV, V [1]
	Auto Latch Low Current	-10	10	5	μA	

へ

 \cdot مريد.

Note: [1] All inputs driven to 0V, $\rm V_{cc}$ and outputs floating.

AC CHARACTERISTICS Handshake Timing Diagrams









Figure 29. Output Handshake Timing

No	Symbol	Parameter	T _A = 0% Min	C to +70℃ Max	11-14	Data
1	TsDI(DAV)	Data In Setup Time to /DAV	0		Units	Direction
2	ThDI(DAV)	RDY to Data In Hold Time	0		ns	In
3	TwDAV	/DAV Width	U		ns	In
4	TdDAVIf(RDYf)	/DAV to RDY Delay	40		ns	in
5		,		70	ns	In
5	TdDAVIr(RDYr) TdRDYOr(DAVIf)	DAV Rise to RDY Wait Time		40	ns	In
7	TdD0(DAV)	RDY Rise to DAV Delay	0		ns ns	
3	TdDAV0f(RDYIf)	Data Out to DAV Delay		TpC	ns	in Out
		/DAV to RDY Delay	0	•		
}	TdRDYIf(DAVOr)	RDY to /DAV Rise Delay			ns	Out
0	TwRDY	RDY Width	10	70	ns	Out
1	TdRDYIr(DAVOf)	RDY Rise to DAV Wait Time	40		ns	Out
				40	ns	Out

EXPANDED REGISTER FILE CONTROL REGISTERS



INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

Symbol Meaning IRR Indirect register pair or indirect workingregister pair address Irr Indirect working-register pair only Х Indexed address DA Direct address RA Relative address IM Immediate R Register or working-register address Working-register address only r IR Indirect-register or indirect working-register address lr Indirect working-register address only RR Register pair or working register pair address

Flags. Control register (R252) contains the following six flags:

Symbol	Meaning
С	Carry flag
Z	Zero flag
S	Sign flag
V	Overflow flag
D	Decimal-adjust flag
н	Half-carry flag
Affected fla	gs are indicated by:
0	Clear to zero
1	Set to one
*	Set to clear according to operation

Unaffected

Undefined


-

х

Symbols. The following symbols are used in describing the instruction set.

Symbol	Meaning
dst	Destination location or contents
src	Source location or contents
сс	Condition code
@	Indirect address prefix
SP	Stack Pointer
PC	Program Counter
FLAGS	Flag register (Control Register 252)
RP	Register Pointer (R253)
IMR	Interrupt mask register (R251)

INSTRUCTION FORMATS



INSTRUCTION SUMMARY

Note: Assignment of a value is indicated by the symbol " \leftarrow ". For example:

dst ← dst + src

indicates that the source data is added to the destination data and the result is stored in the destination location. The

notation "addr (n)" is used to refer to bit (n) of a given operand location. For example:

dst (7)

refers to bit 7 of the destination operand.

INSTRUCTION SUMMARY (Continued)

and Operation	Мо		Opcode Byte (Hex)) A1		tec					Instructio and Opera		Address Mode	Opcode Byte (Hex)		ag ffe		d		
	ast	SIC		c	Z	s	\	/ 1	D	н			dst src	,,				v	D)
NOP			FF	-	•	-	-	-	•	-	STOP			6F	-	-	-	-	-	
OR dst, src			4[]	_	*	*	0			_	SUB dst, s		+	2[1						
dst←dst OR src											dst⊷dst⊷		1	2[]	ж	*	*	*	1	:
POP dst	R		50	-	-	-	-			-	SWAP dst		R	F0	~					-
dst←@SP;	IR		51								син ust г		IR	FU F1	X	ж	*	Х	-	
SP←SP + 1											· · ·	3 0		FI						
PUSH src		R	70	-	_	_					L]								
SP←SP - 1;		IR	71								TCM dst, s						·· .			
ØSP←src											(NOT dst)		†	6[]	-	*	*	0	-	-
RCF						_					AND src									
C←0			CF	0	-	-	-	-		-										
, ~ _U											TM dst, src		†	7[]	-	*	*	0	-	-
IET			AF								dst AND sr	C								
°C←@SP:			7.0	-	-	-	-	-		-	XOD 1								_	
P←SP + 2											XOR dst, s dst←dst	rc	t	B[]	-	*	*	0	-	-
IL dst	R		90	*							XOR src									
	IR		91	ጥ	Ŧ	*	ж	-	-	•										
			01														_			_
											† These inst	ructions	have an identi	ical set of add	ress	sinc	m	des	wł	hic
			10								are encoded	tor brevit	ty. The first ood	ical set of add code nibble is f	fou in	id ir	h the	ine	ruc	tio
ILC dst	R IR		10 11	*	*	*	*	-	-		set table abo in this table, a	for brevit ve. The s and its v	ty. The first opo second nibble alue is found i	ical set of add code nibble is f is expressed n the following	our	id ir	the lica	insi IIv h	truc	tio 'f
LC dst				*	*	*	*	-	-		are encoded set table abo in this table, a applicable ac	for brevit ve. The s and its v ddressin	ty. The first opo second nibble alue is found i g mode pair.	code nibble is f is expressed n the following	four syn tab	id ir ibo ile t	n the lica .o th	ins Ily b e lei	truc y a t of	tio '[th
			11	*							are encoded set table abo in this table, a applicable ac For example,	tor brevit ve. The s and its va ddressin- the opc	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed n the following DC instruction	four syn tab	id ir ibo ile t	n the lica .o th	ins Ily b e lei	truc y a t of	tio '[th
	IR		11								are encoded set table abo in this table, a applicable ac For example,	tor brevit ve. The s and its va ddressin- the opc	ty. The first opo second nibble alue is found i g mode pair.	code nibble is f is expressed n the following DC instruction	four syn tab	id ir ibo ile t	n the lica .o th	ins Ily b e lei	truc y a t of	tio '[th
₽ dst	IR R IR		11 E0								are encoded set table abo in this table, a applicable ad For example, modes r (des	for brevit ve. The s and its vi ddressin- the opc tination)	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed n the following DC instruction	four syn tab	nd ir nbo ole t	n the lica .o th	e ins lly b e le addi	truc y a t of	tio '[th
R dst G L T T T T T T T T T T T T T T T T T T	IR R IR R		11 E0 E1		*	*	*	-			are encoded set table abo in this table, a applicable ac For example, modes r (des	for brevit ve. The s and its vi ddressin- the opc tination)	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab usir	id ir nbo ile t ng t	he :	e ins lly b e le addi	truc y a t of ess	tio '[th
₽ dst	IR R IR		11 E0 E1	* :	*	*	*	-			are encoded set table abo in this table, a applicable ad For example, modes r (des	tor brevit ve. The s and its va ddressin- the opo tination)	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab usir	Id ir Ibo Ile t Ing t Lo	he i	addi	truc y a t of ess	tio '[th
Image: Control of the second secon	IR R IR R		11 E0 E1 C0 C1	* :	*	*	*	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst	tor brevit ve. The s and its vi ddressin- the opc tination) s Mode src	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab usir	Id ir Ibo Ile t Ing t Lo	he :	addi	truc y a t of ess	tio '[th
Image: Control of the second secon	IR R IR R IR		11 E0 E1 C0 C1	* :	*	*	*	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst	tor brevit ve. The s and its vi ddressin- the opc tination) s Mode src	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab usir	Id ir Ibo Ibo Ibo Ibo Ibo Ibo Ibo Ibo Ibo	he i	addi	truc y a t of ess	tio '[th
$\mathbf{R} \operatorname{dst}$	IR R IR R IR		11 E0 E1 C0 C1 3[] :	* :	*	*	*	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst	tor brevit ve. The s and its vi ddressin- the opc tination) Mode src r	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab usir	Id ir inbo ble t La coa	he i	addi	truc y a t of ess	tic '[th
$\mathbf{R} \operatorname{dst}$	IR R IR R IR		11 E0 E1 C0 C1 3[] :	* :	*	*	*	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst r r R	tor brevit ve. The s and its vi ddressin- the opc tination) Mode src r Ir R	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab usir	La	n the lica o th he [2] [3] [4]	addi	truc y a t of ess	tic '[th
$\begin{bmatrix} \hline c + \hline 7 & 0 \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \hline \hline r \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \hline \hline r \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \hline \hline r \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \hline \hline r \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \hline \hline r \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \hline \hline r \end{bmatrix} + \begin{bmatrix} \hline r & 0 \end{bmatrix} + \hline \hline r \end{bmatrix} + \hline \hline r \end{bmatrix} + \hline \hline r \hline r \hline r \end{bmatrix} + \hline \hline r \hline r \hline r \hline r \end{bmatrix} + \hline \hline r \hline r$	IR R IR R IR		11 E0 E1 C0 3[] : DF	* :	*	*	* *	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst r r	tor brevit ve. The s and its ve idression the opco tination) Mode src r Ir	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab usir	La	1 the lica o th he : owe [2] [3]	addi	truc y a t of ess	tic '[th
$\begin{bmatrix} \hline c \\ + \hline 7 \\ 0 \\ + \hline 7 \\ 0 \\ - \hline c \\ - \hline 7 \\ 0 \\ - \hline 7 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\$	IR R IR IR †		11 E0 E1 C0 3[] : DF	* :	*	*	* *	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst r r R	tor brevit ve. The s and its vi ddressin- the opc tination) Mode src r Ir R	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab usir	Ind ir inbo	n the lica o th he [2] [3] [4]	addi	truc y a t of ess	tic '[th
$\begin{bmatrix} c + 7 & 0 + 1 \\ \hline c & 7 & 0 + 1 \\ \hline r & 0 & 0 \\ \hline r & $	IR R IR T R		11 E0 E1 C0 C1 3[] : DF	* :	*	*	* *	-	-		are encoded set table abo in this table, i applicable ac For example, modes r (des Address dst r r R R	tor brevit ve. The s and its ve ddressin- the opc tination) Mode src r Ir R IR	ty. The first opo second nibble alue is found i g mode pair. code of an AD	code nibble is f is expressed in the following OC instruction e) is 13.	four syn tab	Id ir Inbo Ing t	1 the lica o th he : [2] [3] [4]	addi	truc y a t of ess	tio '[th

))


OPCODE MAP

First

Operand

Second

Operand



Note: The blank areas are not defined.

* 2-byte instruction appears

as a 3-byte instruction

ORDERING INFORMATION

Z86C93

20 MHz 44-pin PLCC Z86C9320VSC	44-pin QFP Z86C9320FSC	40-pin DIP Z86C9320PSC	48-pin VQFP Z80C9320ASC
25 MHz 44-pin PLCC Z86C9325VSC	44-pin QFP Z86C9325FSC	40-pin DIP Z86C9325PSC	48-pin VQFP Z80C9325ASC
33 MHz 44-pin PLCC Z86C9333VSC	44-pin QFP Z86C9333FSC	40-pin DIP Z86C9333PSC	48-pin VQFP Z80C9333ASC

For fast results, contact your local Zilog sales office for assistance in ordering the part desired.

Package

V = Plastic Leaded Chip Carrier P = Plastic Dual In Line Package

Longer Lead Time

F = Plastic Quad Flat Pack

A = Very Small Quad Flat Pack

Temperature

 $S = 0^{\circ}C$ to $+70^{\circ}C$


Speed

20 = 20 MHz 25 = 25 MHz 33 = 33 MHz

Environmental

C = Standard Flow

Example:



is an 86C93 33 MHz, PLCC. 0°C to +70°C, Plastic Standard Flow

Environmental Flow Temperature Package Speed Product Number Zilog Prefix

Notes: