



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	MPC8xx
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	100MHz
Co-Processors/DSP	Communications; CPM
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10Mbps (1)
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 100°C (TA)
Security Features	-
Package / Case	256-BBGA
Supplier Device Package	256-PBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc852tcvr100a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Rating	Symbol	Value	Unit
Temperature <sup>1</sup> (standard)	T <sub>A(min)</sub>	0	°C
	T <sub>j(max)</sub>	95	°C
Temperature (extended)	T <sub>A(min)</sub>	- 40	°C
	T <sub>j(max)</sub>	100	°C

Table 2	2. (	Operating	Temperatures
---------	------	-----------	--------------

Minimum temperatures are guaranteed as ambient temperature, T<sub>A</sub>. Maximum temperatures are guaranteed as junction temperature, T<sub>i</sub>.

This device contains circuitry protecting against damage that high-static voltage or electrical fields cause; however, Freescale recommends taking normal precautions to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V<sub>DD</sub>).

## 4 Thermal Characteristics

Table 3 shows the thermal characteristics for the MPC852T.

Table 3. MPC852T	Thermal Resistance Data
------------------	-------------------------

Rating	En	vironment	Symbol	Value	Unit
Junction-to-ambient <sup>1</sup>	Natural convection	Single-layer board (1s)	$R_{\theta JA}^2$	49	°C/W
		Four-layer board (2s2p)	$R_{\theta JMA}{}^3$	32	-
	Airflow (200 ft/min)	Single-layer board (1s)	$R_{\theta JMA}{}^3$	41	-
		Four-layer board (2s2p)	$R_{\theta JMA}{}^3$	29	
Junction-to-board <sup>4</sup>			$R_{ extsf{ heta}JB}$	24	
Junction-to-case <sup>5</sup>			R <sub>θJC</sub>	13	
Junction-to-package top <sup>6</sup>	Natural convection		$\Psi_{JT}$	3	
	Airflow (200 ft/min)		$\Psi_{JT}$	2	1

<sup>1</sup> Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.

<sup>2</sup> Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal

- <sup>3</sup> Per JEDEC JESD51-6 with the board horizontal
- <sup>4</sup> Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- <sup>5</sup> Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature. For exposed pad packages where the pad would be expected to be soldered, junction-to-case thermal resistance is a simulated value from the junction to the exposed pad without contact resistance.
- <sup>6</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2



If the board temperature is known and the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. For this method to work, the board and board mounting must be similar to the test board used to determine the junction-to-board thermal resistance, namely a 2s2p (board with a power and a ground plane) and vias attaching the thermal balls to the ground plane.

## 7.4 Estimation Using Simulation

When the board temperature is not known, a thermal simulation of the application is needed. The simple two-resistor model can be used with the thermal simulation of the application [2], or a more accurate and complex model of the package can be used in the thermal simulation.

## 7.5 Experimental Determination

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

 $\Psi_{JT}$  = thermal characterization parameter

 $T_T$  = thermocouple temperature on top of package

 $P_D$  = power dissipation in package

The thermal characterization parameter is measured per JESD51-2 specification published by JEDEC using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors that cooling effects of the thermocouple wire cause.

## 8 References

Semiconductor Equipment and Materials International(415) 964-5111805 East Middlefield RdHermitian View, CA 94043MIL-SPEC and EIA/JESD (JEDEC) specifications800-854-7179 or(Available from Global Engineering documents)303-397-7956JEDEC Specificationshttp://www.jedec.org

- 1. C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.
- B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.



Neuro	Characteristic	33 MHz		40 MHz		50 MHz		66 MHz		l l mit
NUM	Characteristic	Min	Мах	Min	Мах	Min	Мах	Min	Max	Unit
B24a	A(0:31) and BADDR(28:30) to $\overline{CS}$ asserted GPCM ACS = 11 TRLX = 0 (MIN = 0.50 × B1 - 2.00)	13.20		10.50		8.00		5.60		ns
B25	CLKOUT rising edge to $\overline{OE}$ , WE(0:3)/BS_B[0:3] asserted (MAX = 0.00 × B1 + 9.00)		9.00		9.00		9.00		9.00	ns
B26	CLKOUT rising edge to $\overline{OE}$ negated (MAX = 0.00 × B1 + 9.00)	2.00	9.00	2.00	9.00	2.00	9.00	2.00	9.00	ns
B27	A(0:31) and BADDR(28:30) to $\overline{CS}$ asserted GPCM ACS = 10, TRLX = 1 (MIN = 1.25 × B1 - 2.00)	35.90	—	29.30		23.00	—	16.90	_	ns
B27a	A(0:31) and BADDR(28:30) to $\overline{CS}$ asserted GPCM ACS = 11, TRLX = 1 (MIN = 1.50 × B1 - 2.00)	43.50	—	35.50		28.00	—	20.70	—	ns
B28	CLKOUT rising edge to $\overline{WE}(0:3)/BS_B[0:3]$ negated GPCM write access CSNT = 0 (MAX = $0.00 \times B1 + 9.00$ )		9.00	—	9.00		9.00	—	9.00	ns
B28a	CLKOUT falling edge to $\overline{WE}(0:3)/BS_B[0:3]$ negated GPCM write access TRLX = 0,1 CSNT = 1, EBDF = 0 (MAX = 0.25 × B1 + 6.80)	7.60	14.30	6.30	13.00	5.00	11.80	3.80	10.50	ns
B28b	CLKOUT falling edge to $\overline{CS}$ negated GPCM write access TRLX = 0,1 CSNT = 1 ACS = 10 or ACS = 11, EBDF = 0 (MAX = 0.25 × B1 + 6.80)	_	14.30	_	13.00	_	11.80	_	10.50	ns
B28c	CLKOUT falling edge to $\overline{WE}(0:3)/BS_B[0:3]$ negated GPCM write access TRLX = 0,1 CSNT = 1 write access TRLX = 0,1 CSNT = 1, EBDF = 1 (MAX = 0.375 × B1 + 6.6)	10.90	18.00	10.90	18.00	7.00	14.30	5.20	12.30	ns
B28d	CLKOUT falling edge to $\overline{CS}$ negated GPCM write access TRLX = 0,1 CSNT = 1, ACS = 10, or ACS = 11, EBDF = 1 (MAX = 0.375 × B1 + 6.6)	_	18.00	_	18.00	_	14.30	_	12.30	ns
B29	$\label{eq:weighted} \hline \hline WE(0:3)/BS_B[0:3] \mbox{ negated to } D(0:31), \\ DP(0:3) \mbox{ High-Z GPCM write access,} \\ CSNT = 0, \mbox{ EBDF } = 0 \\ (MIN = 0.25 \times B1 - 2.00) \\ \hline \hline \hline \end{tabular}$	5.60	_	4.30	_	3.00	_	1.80	_	ns
B29a	$\label{eq:weighted} \hline \hline WE(0:3)/BS_B[0:3] \mbox{ negated to } D(0:31), \\ DP(0:3) \mbox{ High-Z GPCM write access, TRLX} \\ = 0, \mbox{ CSNT = 1, EBDF = 0} \\ (MIN = 0.50 \times B1 - 2.00) \\ \hline \hline \end{array}$	13.20	_	10.50	_	8.00	_	5.60	_	ns

#### Table 9. Bus Operation Timings (continued)





Figure 6 provides the timing for the synchronous output signals.



Figure 6. Synchronous Output Signals Timing

Figure 7 provides the timing for the synchronous active pull-up and open-drain output signals.



Figure 7. Synchronous Active Pull-Up Resistor and Open-Drain Outputs Signals Timing





Figure 14. External Bus Read Timing (GPCM Controlled—TRLX = 0 or 1, ACS = 10, ACS = 11)



**Bus Signal Timing** 

Figure 15 through Figure 17 provide the timing for the external bus write that various GPCM factors control.



Figure 15. External Bus Write Timing (GPCM Controlled—TRLX = 0 or 1, CSNT = 0)





Figure 27 provides the PCMCIA access cycle timing for the external bus write.

Figure 27. PCMCIA Access Cycles Timing External Bus Write

Figure 28 provides the PCMCIA  $\overline{WAIT}$  signals detection timing.



Figure 28. PCMCIA WAIT Signals Detection Timing



## 14.2 IDMA Controller AC Electrical Specifications

Table 17 provides the IDMA controller timings as shown in Figure 41 through Figure 44.

### Table 17. IDMA Controller Timing

Num	Characteristic	All Freq	Unit	
Num	Cildracteristic	Min	Мах	Onit
40	DREQ setup time to clock high	7	—	ns
41	DREQ hold time from clock high <sup>1</sup>	3	—	ns
42	SDACK assertion delay from clock high	—	12	ns
43	SDACK negation delay from clock low	—	12	ns
44	SDACK negation delay from TA low	—	20	ns
45	SDACK negation delay from clock high	—	15	ns
46	$\overline{TA}$ assertion to rising edge of the clock setup time (applies to external $\overline{TA}$ )	7	—	ns

<sup>1</sup> Applies to high-to-low mode (EDM = 1).



Figure 41. IDMA External Requests Timing Diagram



**CPM Electrical Characteristics** 

## 14.4 Timer AC Electrical Specifications

Table 19 provides the general-purpose timer timings as shown in Figure 46.

#### Table 19. Timer Timing

Num	Charactoristic	All Freq	Unit	
Nulli	Characteristic	Min	Мах	Onit
61	TIN/TGATE rise and fall time	10	_	ns
62	TIN/TGATE low time	1	_	clk
63	TIN/TGATE high time	2	—	clk
64	TIN/TGATE cycle time	3	—	clk
65	CLKO low to TOUT valid	3	25	ns



Figure 46. CPM General-Purpose Timers Timing Diagram

## 14.5 SCC in NMSI Mode Electrical Specifications

Table 20 provides the NMSI external clock timing.

Table 20	. NMSI	External	Clock	Timing
----------	--------	----------	-------	--------

Num	Charactoristic	All Frequ	Unit	
Nulli	Characteristic	Min	Мах	Onit
100	RCLK3 and TCLK3 width high <sup>1</sup>	1/SYNCCLK	—	ns
101	RCLK3 and TCLK3 width low	1/SYNCCLK + 5	—	ns
102	RCLK3 and TCLK3 rise/fall time	—	15.00	ns
103	TXD3 active delay (from TCLK3 falling edge)	0.00	50.00	ns
104	RTS3 active/inactive delay (from TCLK3 falling edge)	0.00	50.00	ns
105	CTS3 setup time to TCLK3 rising edge	5.00	—	ns
106	RXD3 setup time to RCLK3 rising edge	5.00	_	ns

MPC852T PowerQUICC<sup>™</sup> Hardware Specifications, Rev. 4



#### Table 20. NMSI External Clock Timing (continued)

Num	Characteristic	All Frequ	Unit	
Num	Characteristic	Min	Мах	onn
107	RXD3 hold time from RCLK3 rising edge <sup>2</sup>	5.00	—	ns
108	CD3 setup Time to RCLK3 rising edge	5.00	—	ns

<sup>1</sup> The ratios SyncCLK/RCLK3 and SyncCLK/TCLK3 must be greater than or equal to 2.25/1.

<sup>2</sup> Also applies to  $\overline{CD}$  and  $\overline{CTS}$  hold time when they are used as an external sync signal.

Table 21 provides the NMSI internal clock timing.

Table 21. NMSI Internal Clock Timing

Num	Characteristic	All Freq	Unit	
Num	Characteristic	Min	Мах	Onic
100	RCLK3 and TCLK3 frequency <sup>1</sup>	0.00	SYNCCLK/3	MHz
102	RCLK3 and TCLK3 rise/fall time	-	—	ns
103	TXD3 active delay (from TCLK3 falling edge)	0.00	30.00	ns
104	RTS3 active/inactive delay (from TCLK3 falling edge)	0.00	30.00	ns
105	CTS3 setup time to TCLK3 rising edge	40.00	—	ns
106	RXD3 setup time to RCLK3 rising edge	40.00	—	ns
107	RXD3 hold time from RCLK3 rising edge <sup>2</sup>	0.00	—	ns
108	CD3 setup time to RCLK3 rising edge	40.00	_	ns

<sup>1</sup> The ratios SyncCLK/RCLK3 and SyncCLK/TCLK3 must be greater or equal to 3/1.

<sup>2</sup> Also applies to  $\overline{\text{CD}}$  and  $\overline{\text{CTS}}$  hold time when they are used as an external sync signals.



**CPM Electrical Characteristics** 











Figure 49. HDLC Bus Timing Diagram

## 14.6 Ethernet Electrical Specifications

Table 22 provides the Ethernet timings as shown in Figure 50 through Figure 54.

Table	22.	Ethernet	Timing
-------	-----	----------	--------

Num	Characteristic	All Frequencies		l lmit	
NUM	Cildiacteristic	Min	Мах	onit	
120	CLSN width high	40	_	ns	
121	RCLK3 rise/fall time	_	15	ns	
122	RCLK3 width low	40	_	ns	
123	RCLK3 clock period <sup>1</sup>	80	120	ns	
124	RXD3 setup time	20	_	ns	
125	RXD3 hold time	5	_	ns	
126	RENA active delay (from RCLK3 rising edge of the last data bit)	10	_	ns	
127	RENA width low	100	—	ns	
128	TCLK3 rise/fall time	—	15	ns	
129	TCLK3 width low	40	_	ns	
130	TCLK3 clock period <sup>1</sup>	99	101	ns	
131	TXD3 active delay (from TCLK3 rising edge)	—	50	ns	
132	TXD3 inactive delay (from TCLK3 rising edge)	6.5	50	ns	
133	TENA active delay (from TCLK3 rising edge)	10	50	ns	
134	TENA inactive delay (from TCLK3 rising edge)	10	50	ns	

MPC852T PowerQUICC<sup>™</sup> Hardware Specifications, Rev. 4







## 14.8 SPI Slave AC Electrical Specifications

Table 24 provides the SPI slave timings as shown in Figure 57 and Figure 58.

#### Table 24. SPI Slave Timing

Num	Charactoristic	All Frequencies		Unit	
Nulli	Characteristic	Min	Мах	Unit	
170	Slave cycle time	2	—	t <sub>cyc</sub>	
171	Slave enable lead time	15	—	ns	
172	Slave enable lag time	15	—	ns	
173	Slave clock (SPICLK) high or low time	1	—	t <sub>cyc</sub>	
174	Slave sequential transfer delay (does not require deselect)	1	—	t <sub>cyc</sub>	
175	Slave data setup time (inputs)	20	—	ns	
176	Slave data hold time (inputs)	20	—	ns	
177	Slave access time	—	50	ns	



## **15 FEC Electrical Characteristics**

This section provides the AC electrical specifications for the fast Ethernet controller (FEC). Note that the timing specifications for the MII signals are independent of system clock frequency (part speed designation). Also, MII signals use TTL signal levels compatible with devices operating at either 5.0 V or 3.3 V.

# 15.1 MII Receive Signal Timing (MII\_RXD[3:0], MII\_RX\_DV, MII\_RX\_ER, MII\_RX\_CLK)

The receiver functions correctly up to a MII\_RX\_CLK maximum frequency of 25MHz +1%. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed the MII\_RX\_CLK frequency –1%.

Table 25 provides information on the MII receive signal timing.

Num	Characteristic	Min	Мах	Unit
M1	MII_RXD[3:0], MII_RX_DV, MII_RX_ER to MII_RX_CLK setup	5	_	ns
M2	MII_RX_CLK to MII_RXD[3:0], MII_RX_DV, MII_RX_ER hold	5	_	ns
М3	MII_RX_CLK pulse width high	35%	65%	MII_RX_CLK period
M4	MII_RX_CLK pulse width low	35%	65%	MII_RX_CLK period

#### Table 25. MII Receive Signal Timing

Figure 59 shows MII receive signal timing.



Figure 59. MII Receive Signal Timing Diagram

## 15.2 MII Transmit Signal Timing (MII\_TXD[3:0], MII\_TX\_EN, MII\_TX\_ER, MII\_TX\_CLK)

The transmitter functions correctly up to a MII\_TX\_CLK maximum frequency of 25 MHz + 1%. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed the MII\_TX\_CLK frequency -1%.



## 15.4 MII Serial Management Channel Timing (MII\_MDIO, MII\_MDC)

Table 28 provides information on the MII serial management channel signal timing. The FEC functions correctly with a maximum MDC frequency in excess of 2.5 MHz. The exact upper bound is under investigation.

Num	Characteristic	Min	Max	Unit
M10	MII_MDC falling edge to MII_MDIO output invalid (minimum propagation delay)	0	_	ns
M11	MII_MDC falling edge to MII_MDIO output valid (max prop delay)		25	ns
M12	MII_MDIO (input) to MII_MDC rising edge setup	10	_	ns
M13	MII_MDIO (input) to MII_MDC rising edge hold	0	_	ns
M14	MII_MDC pulse width high	40%	60%	MII_MDC period
M15	MII_MDC pulse width low	40%	60%	MII_MDC period

Figure 62 shows the MII serial management channel timing diagram.



Figure 62. MII Serial Management Channel Timing Diagram



Name	Pin Number	Туре
FRZ IRQ6	H4	Bidirectional (3.3 V only)
IRQ0	P13	Input (3.3 V only)
IRQ1	M11	Input (3.3 V only)
M_TX_CLK IRQ7	N12	Input (3.3 V only)
CS[0:5]	B2, A2, D3, C3, E6, C4	Output
CS6	D4	Output
CS7	A3	Output
WE0 BS_B0 IORD	D6	Output
WE1 BS_B1 IOWR	C6	Output
WE2 BS_B2 PCOE	A5	Output
WE3 BS_B3 PCWE	B5	Output
BS_A[0:3]	A6, D7, C7, B7	Output
GPL_A0 GPL_B0	C5	Output
OE GPL_A1 GPL_B1	D5	Output
GPL_A[2:3] GPL_B[2:3] CS[2–3]	A4, B4	Output
UPWAITA GPL_A4	C2	Bidirectional (3.3 V only)
GPL_A5	E4	Output
PORESET	P1	Input (3.3 V only)
RSTCONF	К4	Input (3.3 V only)
HRESET	J4	Open-drain
SRESET	МЗ	Open-drain
XTAL	N1	Analog Output

#### Table 30. Pin Assignments—JEDEC Standard (continued)



**Mechanical Data and Ordering Information** 

## 16.1.2 The non-JEDEC Pinout

Figure 64 shows the non-JEDEC pinout of the PBGA package as viewed from the top surface. For additional information, see the *PowerQUICC<sup>TM</sup> Family Reference Manual*.

 $\bigcirc \\ CS7 \bigcirc \\ GPL_{A2} \bigcirc \\ WE2 \bigcirc \\ BS_{A0} \bigcirc \\ V_{DDL}$ O A18 O A23 O A19 O A14 O A7 O A2 O A1 O N/C O N/C  $\frac{O}{CS1}$ O A28 в CE2\_A GPL\_A3 O O O BS\_A3 O A30 O A29 O A27 O A13 0 A9 O A6 O A0 O N/C  $\frac{O}{CS0}$ O A22 С  $O \over \text{GPL}_{A4}$  $\frac{O}{CS3}$  $\frac{O}{CS5}$ O GPL\_A0 Ο Ο O WE1 BS\_A2 Ο Ο Ο Ο Ο Ο Ο Ο D A21 A8 A3 N/C A26 A25 V<sub>DDL</sub> A17 A12 PC15 O A4 O N/C O PB29 OBI  $\frac{O}{CS2}$  $\frac{O}{CS6}$ O A31 O WE0 BS\_A1 Ο Ο Ο Ο O Ο Е A24 A20 A15 A10 VDDL O TS O = O = O = O = OO TSIZ0 O A16 O A11 O PB31 O PC13 O PC12 O TSIZ1  $\bigcup_{BR}$  $O_{\text{TEA}}$  $O_{CS4}$ O A5 O N/C O PA11 F O MII\_COL O BB O TMS Ο Ο Ο Ο  $O_{CR}$  $O_{TA}$ Ο Ο Ο Ο Ο Ο Ο G TDO PB30 TRST VFLS\_1 O BURST  $O_{BG}$ O Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο  $\bigcirc$ н PB28 VDDL MDIO ALE\_A DSCK VFLS\_0 O Ο Ο Ο Ο Ο O PA10 Ο Ο Ο О O PB25 O PB24 J GND O BADDR30 HRESET O PC5 O PC7 Ο O KR Ο Ο Ο Ο Ο Ο Ο  $\bigcirc$  $\bigcirc$ κ PA8 PA9 O OP1 OP2 RSTCONF Ο OP0 Ο Ο Ο Ο Ο Ο Ο O PD13 O PA2 O PC6 O PA3 L. V<sub>DDH</sub> OP3BADDR29 BADDR28 O PA1 O N/C O PC4 O PB15 Ο Ο Ο Ο Ο Ο Ο Ο Ο М V<sub>DDL</sub>  $\underset{V_{\text{DDL}}}{O}$ O PD8  $\underset{\mathsf{extal}}{\bigcup} \; \underset{\mathsf{V}_{\mathsf{DDL}}}{\bigcup} \; \underset{\overline{\mathsf{sreset}}}{\bigcup} \; \underset{\mathsf{N/C}}{\bigcirc}$ O O IP\_A3 IP\_A1 O D14 O D9 O IRQ1 O PD3 O PD15  $\bigcirc$ O IP\_A6 O D26 Ν PA0 O D21 O D15 O D10 O D17 KTAL EXTCLK WAIT\_A VSSSYN IP\_A5 CLKOUT O IRQ7 O PD6 O PD12 O D25 O PD9 O PD14 Р O D20 O D11 O D23 Ο O D16 O D12 О O D24 O D29 O PD4 O N/C O PD11 R PORST VDDSYN Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο О Ο Ο Ο Т V<sub>DDL</sub> IP\_A7 IP\_A2 DP3 D31 D28 D19 D2 D27 D13 D0 PD5 PD10 N/C D6 D5 O O IP\_A0 IP\_A4 ONC NC DP2 9 P  $Q_4$ U UNC NC  $O_{D30}$  $\bigcup_{D22}$  $O_{D18}$  $\bigcup_{3}$ D8 MIL\_TXEN PD7 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 Figure 64. Pinout of PBGA Package—Non-JEDEC

NOTE: This figure shows the top view of the device.



Name	Pin Number	Туре
BB	G4	Bidirectional Active Pull-up (3.3 V only)
FRZ, IRQ6	J5	Bidirectional (3.3 V only)
IRQ0	R14	Input (3.3 V only)
IRQ1	N12	Input (3.3 V only)
IRQ7, M_TX_CLK	P13	Input (3.3 V only)
<u>CS</u> [0:5]	C3, B3, E4, D4, F7, D5	Output
CS6	E5	Output
CS7	B4	Output
WE0, BS_B0, IORD	E7	Output
WE1, BS_B1, IOWR	D7	Output
WE2, BS_B2, PCOE	B6	Output
WE3, BS_B3, PCWE	C6	Output
BS_A[0:3]	B7, E8, D8, C8	Output
GPL_A0, GPL_B0	D6	Output
OE, GPL_A1, GPL_B1	E6	Output
<u>GPL_A</u> [2:3], <u>GPL_B</u> [2:3], <u>CS</u> [2–3]	B5, C5	Output
UPWAITA, GPL_A4	D3	Bidirectional (3.3 V only)
GPL_A5	F5	Output
PORESET	R2	Input (3.3 V only)
RSTCONF	L5	Input (3.3 V only)
HRESET	К5	Open-drain
SRESET	N4	Open-drain
XTAL	P2	Analog output
EXTAL	N2	Analog input (3.3 V only)
CLKOUT	P7	Output
EXTCLK	P3	Input (3.3 V only)
ALE_A	J2	Output
CE1_A	F6	Output
CE2_A	C4	Output
WAIT_A	P4	Input (3.3 V only)
IP_A0	U3	Input (3.3 V only)

#### Table 31. Pin Assignments—Non-JEDEC (continued)



Name		Pin Number	Туре
PD12, MII_MDC	P16		Bidirectional (5-V tolerant)
PD11, RXD3, MII_TX_ER	R17		Bidirectional (5-V tolerant)
PD10, TXD3, MII_RXD0	T16		Bidirectional (5-V tolerant)
PD9, RXD4, MII_TXD0	P15		Bidirectional (5-V tolerant)
PD8, TXD4, MII_RX_CLK	N14		Bidirectional (5-V tolerant)
PD7, RTS3, MII_RX_ER	U16		Bidirectional (5-V tolerant)
PD6, RTS4, MII_RX_DV	P14		Bidirectional (5-V tolerant)
PD5, MII_TXD3	T15		Bidirectional (5-V tolerant)
PD4, MII_TXD2	R15		Bidirectional (5-V tolerant)
PD3, MII_TXD1	N13		Bidirectional (5-V tolerant)
TMS	G16		Input (5-V tolerant)
TDI, DSDI	H15		Input (5-V tolerant)
TCK, DSCK	J14		Input (5-V tolerant)
TRST	G17		Input (5-V tolerant)
TDO, DSDO	G15		Output (5-V tolerant)
MII_CRS	C7		Input
MII_MDIO	H17		Bidirectional (5-V tolerant)
MII_TX_EN	U15		Output (5-V tolerant)
MII_COL	G3		Input
V <sub>SSSYN</sub>	P5		PLL analog GND

### Table 31. Pin Assignments—Non-JEDEC (continued)



**Document Revision History** 

## 17 Document Revision History

Table 32 lists significant changes between revisions of this document.

Revision	Date	Changes
4		<ul> <li>Updated template.</li> <li>On page 1, updated first paragraph and added a second paragraph.</li> <li>After Table 2, inserted a new figure showing the undershoot/overshoot voltage (Figure 2) and renumbered the rest of the figures.</li> <li>In Table 9, for reset timings B29f and B29g added footnote indicating that the formula only applies to bus operation up to 50 MHz.</li> <li>In Figure 4, changed all reference voltage measurement points from 0.2 and 0.8 V to 50% level.</li> <li>In Table 17, changed num 46 description to read, "TA assertion to rising edge"</li> </ul>
3.1	1/18/2005	Document template update.
3.0	11/2004	<ul> <li>Added sentence to Spec B1A about EXTCLK and CLKOUT being in Alignment for Integer Values</li> <li>Added a footnote to Spec 41 specifying that EDM = 1</li> <li>Broke the Section 16.1, "Pin Assignments," into 2 smaller sections for the JEDEC and non-JEDEC pinouts.</li> </ul>
2.0	12/2003	Put 852T on the 1st page in place of 8245.
		Figure 62 on page 59 had overbars added on signals CR (pin G2) and WAIT_A (pin P4).
1.8	7/2003	Changed the pinout to be JEDEC Compliant, changed timing parameters B28a through B28d, and B29d to show that TRLX can be 0 or 1.
1.7	5/2003	Changed the SPI Master Timing Specs. 162 and 164
1.6	4/2003	Changed the package drawing in Figure 15-63
1.5	4/2003	Changed 5 Port C pins with interrupt capability to 7 Port C pins. Added the Note: solder sphere composition for MPC852TVR and MPC852TCVR devices is 95.5%Sn 45%Ag 0.5%Cu to Figure 15-63
1.4	2/2003	Changed Table 15-30 Pin Assignments for the PLL Pins V <sub>SSSYN1</sub> , V <sub>SSSYN</sub> , V <sub>DDSYN</sub>
1.3	1/2003	Added subscripts to timing diagrams for B1-B35, to specify memory controller settings for the specific edges.
1.2	1/2003	In Table 15-30, specified EXTCLK as 3.3 V.
1.1	12/2002	Added fast Ethernet controller to the features
1	11/2002	Added values for 80 and 100 MHz
0	10/2002	Initial release

#### Table 32. Document Revision History