E·XFL



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

Product Status	Obsolete
Core Processor	MPC8xx
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	100MHz
Co-Processors/DSP	Communications; CPM
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10Mbps (1)
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 100°C (TA)
Security Features	-
Package / Case	256-BBGA
Supplier Device Package	256-PBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc852tczt100a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1 Overview

The MPC852T is a 0.18-micron derivative of the MPC860 PowerQUICC[™] family, and can operate up to 100 MHz on the MPC8xx core with a 66-MHz external bus. The MPC852T has a 1.8-V core and a 3.3-V I/O operation with 5-V TTL compatibility. The MPC852T integrated communications controller is a versatile one-chip integrated microprocessor and peripheral combination that can be used in a variety of controller applications. It particularly excels in Ethernet control applications, including CPE equipment, Ethernet routers and hubs, VoIP clients, and WiFi access points.

The MPC852T is a PowerPC architecture-based derivative of the MPC860 Quad Integrated Communications Controller (PowerQUICC). The CPU on the MPC852T is a MPC8xx core, a 32-bit microprocessor that implements the PowerPC architecture, incorporating memory management units (MMUs) and instruction and data caches. The MPC852T is the subset of this family of devices.

2 Features

The MPC852T is comprised of three modules that each use a 32-bit internal bus: an MPC8xx core, system integration unit (SIU), and communication processor module (CPM).

The following list summarizes the key MPC852T features:

- Embedded MPC8xx core up to 100 MHz
- Maximum frequency operation of the external bus is 66 MHz
 - 50/66 MHz core frequencies support both 1:1 and 2:1 modes
 - 80/100 MHz core frequencies support 2:1 mode only
- Single-issue, 32-bit core (compatible with the PowerPC architecture definition) with thirty-two 32-bit general-purpose registers (GPRs)
 - The core performs branch prediction with conditional prefetch, without conditional execution.
 - 4-Kbyte data cache and 4-Kbyte instruction cache
 - 4-Kbyte instruction caches is two-way, set-associative with 128 sets
 - 4-Kbyte data cachesis two-way, set-associative with 128 sets
 - Cache coherency for both instruction and data caches is maintained on 128-bit (4-word) cache blocks
 - Caches are physically addressed, implement a least recently used (LRU) replacement algorithm, and are lockable on a cache block basis
 - MMUs with 32-entry TLB, fully associative instruction, and data TLBs
 - MMUs support multiple page sizes of 4, 16, and 512 Kbytes, and 8 Mbytes; 16 virtual address spaces, and 16 protection groups
- Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)
- 32 address lines
- Memory controller (eight banks)
 - Contains complete dynamic RAM (DRAM) controller
 - Each bank can be a chip select or \overline{RAS} to support a DRAM bank

MPC852T PowerQUICC[™] Hardware Specifications, Rev. 4



- Up to 30 wait states programmable per memory bank
- Glueless interface to DRAM, SIMMS, SRAM, EPROMs, Flash EPROMs, and other memory devices
- DRAM controller-programmable to support most size and speed memory interfaces
- Four \overline{CAS} lines, four \overline{WE} lines, and one \overline{OE} line
- Boot chip-select available at reset (options for 8-, 16-, or 32-bit memory)
- Variable block sizes (32 Kbytes–256 Mbytes)
- Selectable write protection
- On-chip bus arbitration logic
- Fast Ethernet controller (FEC)
- General-purpose timers
 - Two 16-bit timers or one 32-bit timer
 - Gate mode can enable or disable counting
 - Interrupt can be masked on reference match and event capture
- System integration unit (SIU)
 - Bus monitor
 - Software watchdog
 - Periodic interrupt timer (PIT)
 - Low-power stop mode
 - Clock synthesizer
 - Decrementer and time base
 - Reset controller
 - IEEE 1149.1TM standard test access port (JTAG)
- Interrupts
 - Seven external interrupt request (IRQ) lines
 - Seven port pins with interrupt capability
 - Eighteen internal interrupt sources
 - Programmable priority between SCCs
 - Programmable highest-priority request
- Communications processor module (CPM)
 - RISC controller
 - Communication-specific commands (for example, GRACEFUL STOP TRANSMIT, ENTER HUNT MODE, and RESTART TRANSMIT)
 - Supports continuous mode transmission and reception on all serial channels
 - 8-Kbytes of dual-port RAM
 - Eight serial DMA (SDMA) channels
 - Three parallel I/O registers with open-drain capability

MPC852T PowerQUICC[™] Hardware Specifications, Rev. 4



Features

- Two baud rate generators
 - Independent (can be connected toany SCC3/4 or SMC1)
 - Allows changes during operation
 - Autobaud support option
- Two SCCs (serial communication controllers)
 - Ethernet/IEEE 802.3[®] standard optional on SCC3 and SCC4, supporting full 10-Mbps operation
 - HDLC/SDLC
 - HDLC bus (implements an HDLC-based local area network (LAN))
 - Universal asynchronous receiver transmitter (UART)
 - Totally transparent (bit streams)
 - Totally transparent (frame-based with optional cyclic redundancy check (CRC))
- One SMC (serial management channel)
 - UART
- One SPI (serial peripheral interface)
 - Supports master and slave modes
 - Supports multimaster operation on the same bus
- PCMCIA interface
 - Master (socket) interface, release 2.1 compliant
 - Supports one independent PCMCIA socket; 8-memory or I/O windows supported
- Debug interface
 - Eight comparators: four operate on instruction address, two operate on data address, and two
 operate on data
 - Supports conditions: $= \neq < >$
 - Each watchpoint can generate a break point internally
- Normal high and normal low power modes to conserve power
- 1.8 V core and 3.3-V I/O operation with 5-V TTL compatibility. Refer to Table 5 for a listing of the 5-V tolerant pins.

Figure 1 shows the MPC852T block diagram.



Power Dissipation

5 **Power Dissipation**

Table 4 provides power dissipation information. The modes are 1:1, where CPU and bus speeds are equal, and 2:1 mode, where CPU frequency is twice bus speed.

Die Revision	Bus Mode	Frequency (MHz)	Typical ¹	Maximum ²	Unit
		50	110	140	mW
	1:1	66	150	180	mW
0		66	140	160	mW
	2.1	80	170	200	mW
		100	210	250	mW

Table 4. Power Dissipation (P_D)

¹ Typical power dissipation is measured at 1.9 V.

 2 $\,$ Maximum power dissipation at V_{DDL} and V_{DDSYN} is at 1.9 V. and V_{DDH} is at 3.465 V.

NOTE

Values in Table 4 represent V_{DDL} -based power dissipation, and do not include I/O power dissipation over V_{DDH} . I/O power dissipation varies widely by application that buffer current can cause, depending on external circuitry.

The V_{DDSYN} power dissipation is negligible.

6 DC Characteristics

Table 5 provides the DC electrical characteristics for the MPC852T.

 Table 5. DC Electrical Specifications

Characteristic	Symbol	Min	Мах	Unit
Operating voltage	V _{DDH}	3.135	3.465	V
	V _{DDL}	1.7	1.9	V
	V _{DDSYN}	1.7	1.9	V
	Difference between V _{DDL} to V _{DDSYN}	_	100	mV
Input high voltage (all inputs except PA[0:3], PA[8:11], PB15, PB[24:25]; PB[28:31], PC[4:7], PC[12:13], PC15, PD[3:15], TDI, TDO, TCK, TRST, TMS, MII_TXEN, MII_MDIO) ¹	V _{IH}	2.0	3.465	V
Input low voltage	V _{IL}	GND	0.8	V
EXTAL, EXTCLK input high voltage	V _{IHC}	$0.7 \times V_{DDH}$	V _{DDH}	V



Thermal Calculation and Measurement

where:

 T_A = ambient temperature (°C)

 $R_{\theta JA}$ = package junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in package

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. However, the answer is only an estimate; test cases have demonstrated that errors of a factor of two (in the quantity $T_I - T_A$) are possible.

7.2 Estimation with Junction-to-Case Thermal Resistance

Historically, the thermal resistance has frequently been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

 $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

where:

 $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$ = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ is device-related and cannot be influenced by the user. The user adjusts the thermal environment to affect the case-to-ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the airflow around the device, add a heat sink, change the mounting arrangement on the printed-circuit board, or change the thermal dissipation on the printed-circuit board surrounding the device. This thermal model is most useful for ceramic packages with heat sinks where some 90% of the heat flows through the case and the heat sink to the ambient environment. For most packages, a better model is required.

7.3 Estimation with Junction-to-Board Thermal Resistance

A simple package thermal model that has demonstrated reasonable accuracy (about 20%) is a two-resistor model consisting of a junction-to-board and a junction-to-case thermal resistance. The junction-to-case covers the situation where a heat sink is used or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed-circuit board. Thermal performance of most plastic packages and especially PBGA packages is strongly dependent on the board temperature. If the board temperature is known, an estimate of the junction temperature in the environment can be made using the following equation:

$$T_J = T_B + (R_{\theta JB} \times P_D)$$

where:

 $R_{\theta JB}$ = junction-to-board thermal resistance (°C/W) T_B = board temperature (°C) P_D = power dissipation in package



Neuro	Characteristic	33	33 MHz		40 MHz		MHz	66 MHz		l l mit
NUM	Characteristic	Min	Мах	Min	Мах	Min	Мах	Min	Max	Unit
B24a	A(0:31) and BADDR(28:30) to \overline{CS} asserted GPCM ACS = 11 TRLX = 0 (MIN = 0.50 × B1 - 2.00)	13.20		10.50		8.00		5.60		ns
B25	CLKOUT rising edge to \overline{OE} , WE(0:3)/BS_B[0:3] asserted (MAX = 0.00 × B1 + 9.00)	_	9.00		9.00		9.00		9.00	ns
B26	CLKOUT rising edge to \overline{OE} negated (MAX = 0.00 × B1 + 9.00)	2.00	9.00	2.00	9.00	2.00	9.00	2.00	9.00	ns
B27	A(0:31) and BADDR(28:30) to \overline{CS} asserted GPCM ACS = 10, TRLX = 1 (MIN = 1.25 × B1 - 2.00)	35.90	—	29.30		23.00	—	16.90	_	ns
B27a	A(0:31) and BADDR(28:30) to \overline{CS} asserted GPCM ACS = 11, TRLX = 1 (MIN = 1.50 × B1 – 2.00)	43.50	—	35.50		28.00	—	20.70	—	ns
B28	CLKOUT rising edge to $\overline{WE}(0:3)/BS_B[0:3]$ negated GPCM write access CSNT = 0 (MAX = $0.00 \times B1 + 9.00$)		9.00	—	9.00		9.00	—	9.00	ns
B28a	CLKOUT falling edge to $\overline{WE}(0:3)/BS_B[0:3]$ negated GPCM write access TRLX = 0,1 CSNT = 1, EBDF = 0 (MAX = 0.25 × B1 + 6.80)	7.60	14.30	6.30	13.00	5.00	11.80	3.80	10.50	ns
B28b	CLKOUT falling edge to \overline{CS} negated GPCM write access TRLX = 0,1 CSNT = 1 ACS = 10 or ACS = 11, EBDF = 0 (MAX = 0.25 × B1 + 6.80)	_	14.30	_	13.00	_	11.80	_	10.50	ns
B28c	CLKOUT falling edge to $\overline{WE}(0:3)/BS_B[0:3]$ negated GPCM write access TRLX = 0,1 CSNT = 1 write access TRLX = 0,1 CSNT = 1, EBDF = 1 (MAX = 0.375 × B1 + 6.6)	10.90	18.00	10.90	18.00	7.00	14.30	5.20	12.30	ns
B28d	CLKOUT falling edge to \overline{CS} negated GPCM write access TRLX = 0,1 CSNT = 1, ACS = 10, or ACS = 11, EBDF = 1 (MAX = 0.375 × B1 + 6.6)	_	18.00	_	18.00	_	14.30	_	12.30	ns
B29	$\label{eq:weighted} \hline \hline WE(0:3)/BS_B[0:3] \mbox{ negated to } D(0:31), \\ DP(0:3) \mbox{ High-Z GPCM write access,} \\ CSNT = 0, \mbox{ EBDF } = 0 \\ (MIN = 0.25 \times B1 - 2.00) \\ \hline \hline \hline \end{tabular}$	5.60	_	4.30	_	3.00	_	1.80	_	ns
B29a	$\label{eq:weighted} \hline \hline WE(0:3)/BS_B[0:3] \mbox{ negated to } D(0:31), \\ DP(0:3) \mbox{ High-Z GPCM write access, TRLX} \\ = 0, \mbox{ CSNT = 1, EBDF = 0} \\ (MIN = 0.50 \times B1 - 2.00) \\ \hline \hline \end{array}$	13.20	_	10.50	_	8.00	_	5.60	_	ns

Table 9. Bus Operation Timings (continued)



Bus Signal Timing

Num	Characteristic	33	MHz	40 M	ИНz	50	MHz	66 I	MHz	Unit
NUM	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	Unit
B29b	$\overline{\text{CS}}$ negated to D(0:31), DP(0:3), High Z GPCM write access, ACS = 00, TRLX = 0,1 and CSNT = 0 (MIN = 0.25 × B1 - 2.00)	5.60	_	4.30	_	3.00	_	1.80		ns
B29c	$\label{eq:constraint} \hline \hline \hline CS \ \text{negated to D}(0:31), \ DP(0:3) \ \text{High-Z} \\ \ GPCM \ \text{write access, TRLX = 0, CSNT = 1,} \\ \ ACS = 10, \ \text{or ACS = 11 EBDF = 0} \\ \ (\text{MIN = } 0.50 \times \text{B1} - 2.00) \\ \hline \hline \end{array}$	13.20	_	10.50		8.00	_	5.60	_	ns
B29d	$\label{eq:weighted} \hline \overline{WE}(0:3)/BS_B[0:3]$ negated to D(0:31), $DP(0:3)$ High-Z GPCM write access, TRLX = 1, CSNT = 1, EBDF = 0 $(MIN = 1.50 \times B1 - 2.00)$ (MIN = 1.50 \times B1 - 2.00)$$	43.50	_	35.50	_	28.00	_	20.70	_	ns
B29e	$\label{eq:constraint} \hline \hline \hline CS \ negated to \ D(0:31), \ DP(0:3) \ High-Z \\ GPCM \ write \ access, \ TRLX = 1, \ CSNT = 1, \\ ACS = 10, \ or \ ACS = 11 \ EBDF = 0 \\ (MIN = 1.50 \times B1 - 2.00) \\ \hline \hline$	43.50	_	35.50		28.00	_	20.70	_	ns
B29f	$\label{eq:weighted} \hline \overline{WE} (0:3/BS_B[0:3])$ negated to D(0:31), $$ DP(0:3) High Z GPCM write access, $$ TRLX = 0, CSNT = 1, EBDF = 1$ (MIN = 0.375 \times B1 - 6.30)^8$$	5.00	_	3.00	_	1.10	_	0.00	_	ns
B29g	\overline{CS} negated to D(0:31), DP(0:3) High-Z GPCM write access, TRLX = 0, CSNT = 1 ACS = 10 or ACS = 11, EBDF = 1 (MIN = 0.375 × B1 - 6.30) ⁸	5.00	_	3.00	_	1.10	_	0.00	_	ns
B29h	$\label{eq:weighted} \hline \hline WE(0:3)/BS_B[0:3] \mbox{ negated to } D(0:31), \\ DP(0:3) \mbox{ High Z GPCM write access,} \\ TRLX = 1, \mbox{ CSNT } = 1, \mbox{ EBDF } = 1 \\ (MIN = 0.375 \times B1 - 3.30) \\ \hline \hline \hline \end{tabular}$	38.40	_	31.10	_	24.20	_	17.50	_	ns
B29i	$\label{eq:cs} \frac{\overline{\text{CS}}}{\text{Regated to D}(0:31), \text{DP}(0:3) \text{ High-Z}} \\ \text{GPCM write access, TRLX = 1, CSNT = 1,} \\ \text{ACS = 10 or ACS = 11, EBDF = 1} \\ (\text{MIN = } 0.375 \times \text{B1} - 3.30) \\ \end{array}$	38.40	_	31.10		24.20	_	17.50	_	ns
B30	\overline{CS} , \overline{WE} (0:3)/BS_B[0:3] negated to A(0:31), BADDR(28:30) Invalid GPCM write access ⁹ (MIN = 0.25 × B1 – 2.00)	5.60	_	4.30		3.00	_	1.80	_	ns
B30a	$\label{eq:weighted_states} \hline \hline WE(0:3)/BS_B[0:3] negated to A(0:31), \\ BADDR(28:30) Invalid GPCM, write \\ access, TRLX = 0, CSNT = 1, \overline{CS} negated \\ to A(0:31) invalid GPCM write access \\ TRLX = 0, CSNT = 1 ACS = 10, or \\ ACS == 11, EBDF = 0 \\ (MIN = 0.50 \times B1 - 2.00) \\ \hline \hline \hline \\ \hline \hline \hline \\ \hline \\ \hline \hline \\ \hline \hline \\ \hline \hline \\ \hline \\ \hline \hline \\ \hline \\ \hline \\ \hline \hline \\ \hline \\ \hline \\ \hline \hline \\ \hline \\ \hline \hline \\ \hline \\ \hline \hline \\ \hline \hline \\ \hline \\ \hline \hline \\ \hline \\ \hline \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \hline \\ \hline \hline \hline \\ \hline \hline \hline \hline \\ \hline \\ \hline \hline$	13.20		10.50		8.00		5.60		ns

Table 9. Bus Operation Timings (continued)



Bus Signal Timing

Table 10 provides interrupt timing for the MPC852T.

Table 10. Interrupt Timing

Num	Characteristic ¹	All Freq	Unit	
	Gharacteristic	Min	Мах	Unit
139	IRQx valid to CLKOUT rising edge (set up time)	6.00		ns
140	IRQx hold time after CLKOUT	2.00		ns
I41	IRQx pulse width low	3.00		ns
142	IRQx pulse width high	3.00		ns
143	IRQx edge-to-edge time	$4 \times T_{CLOCKOUT}$		—

¹ The timings I39 and I40 describe the testing conditions under which the IRQ lines are tested when being defined as level-sensitive. The IRQ lines are synchronized internally and need not be asserted or negated with reference to the CLKOUT. The timings I41, I42, and I43 are specified to allow the correct function of the IRQ lines detection circuitry, and have no direct relation with the total system interrupt latency that the MPC852T is able to support.

Figure 24 provides the interrupt detection timing for the external level-sensitive lines.



Figure 24. Interrupt Detection Timing for External Level Sensitive Lines

Figure 25 provides the interrupt detection timing for the external edge-sensitive lines.



Figure 25. Interrupt Detection Timing for External Edge Sensitive Lines



Table 13 shows the debug port timing for the MPC852T.

Table 13. Debug Port Timing

Num	Characteristic	All Frequ	Unit	
Nulli	Characteristic	Min	Мах	Unit
J82	DSCK cycle time	3 × T _{CLOCKOUT}	—	_
J83	DSCK clock pulse width	$1.25 \times T_{CLOCKOUT}$	—	—
J84	DSCK rise and fall times	0.00	3.00	ns
J85	DSDI input data setup time	8.00	—	ns
J86	DSDI data hold time	5.00	—	ns
J87	DSCK low to DSDO data valid	0.00	15.00	ns
J88	DSCK low to DSDO invalid	0.00	2.00	ns

Figure 31 provides the input timing for the debug port clock.



Figure 31. Debug Port Clock Input Timing

Figure 32 provides the timing for the debug port.



Figure 32. Debug Port Timings



Table 14 shows the reset timing for the MPC852T.

Table 14. Reset Timing

Num	Num Characteristic		MHz	40 1	MHz	50 N	ИНz	66 I	MHz	Unit
Num	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	Unit
J82	CLKOUT to $\overline{\text{HRESET}}$ high impedance (MAX = 0.00 × B1 + 20.00)	_	20.00	—	20.00	—	20.00	—	20.00	ns
J83	CLKOUT to $\overline{\text{SRESET}}$ high impedance (MAX = 0.00 × B1 + 20.00)	_	20.00	_	20.00	_	20.00	_	20.00	ns
J84	$\overline{\text{RSTCONF}} \text{ pulse width (MIN = 17.00 \times B1)}$	515.20	—	425.00	—	340.00	_	257.60	_	ns
J85	—	—	—	—	—	—	_	—	_	—
J86	Configuration data to HRESET rising edge set up time (MIN = $15.00 \times B1 + 50.00$)	504.50	—	425.00	—	350.00	_	277.30	_	ns
J87	Configuration data to $\overrightarrow{\text{RSTCONF}}$ rising edge set up time (MIN = 0.00 × B1 + 350.00)	350.00	—	350.00	—	350.00	_	350.00	—	ns
J88	Configuration data hold time after $\overrightarrow{\text{RSTCONF}}$ negation (MIN = 0.00 × B1 + 0.00)	0.00	_	0.00	_	0.00	_	0.00	_	ns
J89	Configuration data hold time after HRESET negation (MIN = $0.00 \times B1 + 0.00$)	0.00	—	0.00	—	0.00	_	0.00	_	ns
J90	HRESET and RSTCONF asserted to dataout drive (MAX = $0.00 \times B1 + 25.00$)	_	25.00	_	25.00	_	25.00	_	25.00	ns
J91	RSTCONF negated to data out high impedance. (MAX = $0.00 \times B1 + 25.00$)	_	25.00	_	25.00	_	25.00	_	25.00	ns
J92	CLKOUT of last rising edge before chip three-states $\overline{\text{HRESET}}$ to data out high impedance. (MAX = 0.00 × B1 + 25.00)	_	25.00	—	25.00	_	25.00	—	25.00	ns
J93	DSDI, DSCK set up (MIN = $3.00 \times B1$)	90.90	—	75.00	—	60.00	_	45.50	_	ns
J94	DSDI, DSCK hold time (MIN = $0.00 \times B1 + 0.00$)	0.00	_	0.00	_	0.00	_	0.00	_	ns
J95	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	242.40	—	200.00	_	160.00	—	121.20	—	ns



CPM Electrical Characteristics







Figure 43. SDACK Timing Diagram—Peripheral Write, Internally-Generated TA



CPM Electrical Characteristics

14.4 Timer AC Electrical Specifications

Table 19 provides the general-purpose timer timings as shown in Figure 46.

Table 19. Timer Timing

Num	Charactoristic	All Freq	Unit	
	Characteristic	Min	Мах	Onit
61	TIN/TGATE rise and fall time	10	—	ns
62	TIN/TGATE low time	1	—	clk
63	TIN/TGATE high time	2	—	clk
64	TIN/TGATE cycle time	3	—	clk
65	CLKO low to TOUT valid	3	25	ns



Figure 46. CPM General-Purpose Timers Timing Diagram

14.5 SCC in NMSI Mode Electrical Specifications

Table 20 provides the NMSI external clock timing.

Table 20	. NMSI	External	Clock	Timing
----------	--------	----------	-------	--------

Num	Charactoristic	All Frequ	Unit	
Nulli	Characteristic	Min	Мах	Onit
100	RCLK3 and TCLK3 width high ¹	1/SYNCCLK	—	ns
101	RCLK3 and TCLK3 width low	1/SYNCCLK + 5	—	ns
102	RCLK3 and TCLK3 rise/fall time	—	15.00	ns
103	TXD3 active delay (from TCLK3 falling edge)	0.00	50.00	ns
104	RTS3 active/inactive delay (from TCLK3 falling edge)	0.00	50.00	ns
105	CTS3 setup time to TCLK3 rising edge	5.00	—	ns
106	RXD3 setup time to RCLK3 rising edge	5.00	_	ns

MPC852T PowerQUICC[™] Hardware Specifications, Rev. 4







14.8 SPI Slave AC Electrical Specifications

Table 24 provides the SPI slave timings as shown in Figure 57 and Figure 58.

Table 24. SPI Slave Timing

Num	Charactoristic	All Freq	Unit	
Nulli	Characteristic	Min	Мах	Onit
170	Slave cycle time	2	—	t _{cyc}
171	Slave enable lead time	15	—	ns
172	Slave enable lag time	15	—	ns
173	Slave clock (SPICLK) high or low time	1	—	t _{cyc}
174	Slave sequential transfer delay (does not require deselect)	1	—	t _{cyc}
175	Slave data setup time (inputs)	20	—	ns
176	Slave data hold time (inputs)	20	—	ns
177	Slave access time	—	50	ns



15 FEC Electrical Characteristics

This section provides the AC electrical specifications for the fast Ethernet controller (FEC). Note that the timing specifications for the MII signals are independent of system clock frequency (part speed designation). Also, MII signals use TTL signal levels compatible with devices operating at either 5.0 V or 3.3 V.

15.1 MII Receive Signal Timing (MII_RXD[3:0], MII_RX_DV, MII_RX_ER, MII_RX_CLK)

The receiver functions correctly up to a MII_RX_CLK maximum frequency of 25MHz +1%. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed the MII_RX_CLK frequency –1%.

Table 25 provides information on the MII receive signal timing.

Num	Characteristic	Min	Мах	Unit
M1	MII_RXD[3:0], MII_RX_DV, MII_RX_ER to MII_RX_CLK setup	5	_	ns
M2	MII_RX_CLK to MII_RXD[3:0], MII_RX_DV, MII_RX_ER hold	5	_	ns
М3	MII_RX_CLK pulse width high	35%	65%	MII_RX_CLK period
M4	MII_RX_CLK pulse width low	35%	65%	MII_RX_CLK period

Table 25. MII Receive Signal Timing

Figure 59 shows MII receive signal timing.



Figure 59. MII Receive Signal Timing Diagram

15.2 MII Transmit Signal Timing (MII_TXD[3:0], MII_TX_EN, MII_TX_ER, MII_TX_CLK)

The transmitter functions correctly up to a MII_TX_CLK maximum frequency of 25 MHz + 1%. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed the MII_TX_CLK frequency -1%.



Name	Pin Number	Туре
FRZ IRQ6	H4	Bidirectional (3.3 V only)
IRQ0	P13	Input (3.3 V only)
IRQ1	M11	Input (3.3 V only)
M_TX_CLK IRQ7	N12	Input (3.3 V only)
CS[0:5]	B2, A2, D3, C3, E6, C4	Output
CS6	D4	Output
CS7	A3	Output
WEO BS_BO IORD	D6	Output
WE1 BS_B1 IOWR	C6	Output
WE2 BS_B2 PCOE	A5	Output
WE3 BS_B3 PCWE	B5	Output
BS_A[0:3]	A6, D7, C7, B7	Output
GPL_A0 GPL_B0	C5	Output
OE GPL_A1 GPL_B1	D5	Output
GPL_A[2:3] GPL_B[2:3] CS[2–3]	A4, B4	Output
UPWAITA GPL_A4	C2	Bidirectional (3.3 V only)
GPL_A5	E4	Output
PORESET	P1	Input (3.3 V only)
RSTCONF	К4	Input (3.3 V only)
HRESET	J4	Open-drain
SRESET	МЗ	Open-drain
XTAL	N1	Analog Output

Table 30. Pin Assignments—JEDEC Standard (continued)



Name	Pin Number	Туре
PC4, <u>CD4</u>	L14	Bidirectional (5-V tolerant)
PD15, MII_RXD3	M14	Bidirectional (5-V tolerant)
PD14, MII_RXD2	N16	Bidirectional (5-V tolerant)
PD13, MII_RXD1	К13	Bidirectional (5-V tolerant)
PD12, MII_MDC	N15	Bidirectional (5-V tolerant)
PD11, RXD3, MII_TX_ER	P16	Bidirectional (5-V tolerant)
PD10, TXD3, MII_RXD0	R15	Bidirectional (5-V tolerant)
PD9, RXD4, MII_TXD0	N14	Bidirectional (5-V tolerant)
PD8, TXD4, MII_RX_CLK	M13	Bidirectional (5-V tolerant)
PD7, RTS3, MII_RX_ER	T15	Bidirectional (5-V tolerant)
PD6, RTS4, MII_RX_DV	N13	Bidirectional (5-V tolerant)
PD5, MII_TXD3	R14	Bidirectional (5-V tolerant)
PD4, MII_TXD2	P14	Bidirectional (5-V tolerant)
PD3, MII_TXD1	M12	Bidirectional (5-V tolerant)
TMS	F15	Input (5-V tolerant)
TDI, DSDI	G14	Input (5-V tolerant)
TCK, DSCK	H13	Input (5-V tolerant)
TRST	F16	Input (5-V tolerant)

Table 30. Pin Assignments—JEDEC Standard (continued)

Output (5-V tolerant)

Input

TDO, DSDO

MII_CRS

F14

B6



Mechanical Data and Ordering Information

16.1.2 The non-JEDEC Pinout

Figure 64 shows the non-JEDEC pinout of the PBGA package as viewed from the top surface. For additional information, see the *PowerQUICCTM Family Reference Manual*.

 \bigcirc CS7 \bigcirc GPL_A2 \bigcirc WE2 \bigcirc BS_A0 \lor VDDL O A18 O A23 O A19 O A14 O A7 O A2 O A1 O N/C O N/C $\frac{O}{CS1}$ O A28 в CE2_A GPL_A3 O O O BS_A3 O A30 O A29 O A27 O A13 0 A9 O A6 O A0 O N/C $\frac{O}{CS0}$ O A22 С $O \over \text{GPL}_{A4}$ $\frac{O}{CS3}$ $\frac{O}{CS5}$ O GPL_A0 Ο Ο O WE1 BS_A2 Ο Ο Ο Ο Ο Ο Ο Ο D A21 A8 A3 N/C A26 A25 V_{DDL} A17 A12 PC15 O A4 O N/C O PB29 OBI $\frac{O}{CS2}$ $\frac{O}{CS6}$ O A31 O WE0 BS_A1 Ο Ο Ο Ο O Ο Е A24 A20 A15 A10 VDDL O TS O = O = O = O = OO TSIZ0 O A16 O A11 O PB31 O PC13 O PC12 O TSIZ1 \bigcup_{BR} O_{TEA} O_{CS4} O A5 O N/C O PA11 F O MII_COL O BB O TMS Ο Ο Ο Ο O_{CR} O_{TA} Ο Ο Ο Ο Ο Ο Ο G TDO PB30 TRST VFLS_1 O BURST O_{BG} O Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο \bigcirc н PB28 VDDL MDIO ALE_A DSCK VFLS_0 O Ο Ο Ο Ο Ο O PA10 Ο Ο Ο О O PB25 O PB24 J GND O BADDR30 HRESET O PC5 O PC7 Ο O KR Ο Ο Ο Ο Ο Ο Ο \bigcirc \bigcirc κ PA8 PA9 O OP1 OP2 RSTCONF Ο OP0 Ο Ο Ο Ο Ο Ο Ο O PD13 O PA2 O PC6 O PA3 L. V_{DDH} OP3BADDR29 BADDR28 O PA1 O N/C O PC4 O PB15 Ο Ο Ο Ο Ο Ο Ο Ο Ο М V_{DDL} $\underset{V_{\text{DDL}}}{O}$ O PD8 $\underset{\mathsf{extal}}{\bigcup} \; \underset{\mathsf{V}_{\mathsf{DDL}}}{\bigcup} \; \underset{\overline{\mathsf{sreset}}}{\bigcup} \; \underset{\mathsf{N/C}}{\bigcirc}$ O O IP_A3 IP_A1 O D14 O D9 O IRQ1 O PD3 O PD15 \bigcirc O IP_A6 O D26 Ν PA0 O D21 O D15 O D10 O D17 KTAL EXTCLK WAIT_A VSSSYN IP_A5 CLKOUT O IRQ7 O PD6 O PD12 O D25 O PD9 O PD14 Р O D20 O D11 O D23 Ο O D16 O D12 О O D24 O D29 O PD4 O N/C O PD11 R PORST VDDSYN Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο О Ο Ο Ο Т V_{DDL} IP_A7 IP_A2 DP3 D31 D28 D19 D2 D27 D13 D0 PD5 PD10 N/C D6 D5 O O IP_A0 IP_A4 ONC NC DP2 9 P Q_4 U UNC NC O_{D30} \bigcup_{D22} O_{D18} \bigcup_{3} D8 MIL_TXEN PD7 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 Figure 64. Pinout of PBGA Package—Non-JEDEC

NOTE: This figure shows the top view of the device.



Name	Pin Number	Туре
BB	G4	Bidirectional Active Pull-up (3.3 V only)
FRZ, IRQ6	J5	Bidirectional (3.3 V only)
ĪRQ0	R14	Input (3.3 V only)
ĪRQ1	N12	Input (3.3 V only)
IRQ7, M_TX_CLK	P13	Input (3.3 V only)
<u>CS</u> [0:5]	C3, B3, E4, D4, F7, D5	Output
CS6	E5	Output
CS7	B4	Output
WE0, BS_B0, IORD	E7	Output
WE1, BS_B1, IOWR	D7	Output
WE2, BS_B2, PCOE	B6	Output
WE3, BS_B3, PCWE	C6	Output
BS_A[0:3]	B7, E8, D8, C8	Output
GPL_A0, GPL_B0	D6	Output
OE, GPL_A1, GPL_B1	E6	Output
<u>GPL_A</u> [2:3], <u>GPL_B</u> [2:3], <u>CS</u> [2–3]	B5, C5	Output
UPWAITA, GPL_A4	D3	Bidirectional (3.3 V only)
GPL_A5	F5	Output
PORESET	R2	Input (3.3 V only)
RSTCONF	L5	Input (3.3 V only)
HRESET	К5	Open-drain
SRESET	N4	Open-drain
XTAL	P2	Analog output
EXTAL	N2	Analog input (3.3 V only)
CLKOUT	P7	Output
EXTCLK	P3	Input (3.3 V only)
ALE_A	J2	Output
CE1_A	F6	Output
CE2_A	C4	Output
WAIT_A	P4	Input (3.3 V only)
IP_A0	U3	Input (3.3 V only)

Table 31. Pin Assignments—Non-JEDEC (continued)



Name	Pin Number	Туре
PB31, SPISEL	F14	Bidirectional (Optional: Open-drain) (5-V tolerant)
PB30, SPICLK	G14	Bidirectional (Optional: Open-drain) (5-V tolerant)
PB29, SPIMOSI	E16	Bidirectional (Optional: Open-drain) (5-V tolerant)
PB28, SPIMISO, BRGO4	H14	Bidirectional (Optional: Open-drain) (5-V tolerant)
PB25, SMTXD1	J15	Bidirectional (Optional: Open-drain) (5-V tolerant)
PB24, SMRXD1	J17	Bidirectional (Optional: Open-drain) (5-V tolerant)
PB15, BRGO3	M17	Bidirectional (5-V tolerant)
PC15, DREQ0	D17	Bidirectional (5-V tolerant)
PC13, RTS3	F15	Bidirectional (5-V tolerant)
PC12, RTS4	F16	Bidirectional (5-V tolerant)
PC7, <u>CTS3</u>	K15	Bidirectional (5-V tolerant)
PC6, CD3	L16	Bidirectional (5-V tolerant)
PC5, CTS4, SDACK1	К14	Bidirectional (5-V tolerant)
PC4, <u>CD4</u>	M15	Bidirectional (5-V tolerant)
PD15, MII_RXD3	N15	Bidirectional (5-V tolerant)
PD14, MII_RXD2	P17	Bidirectional (5-V tolerant)
PD13, MII_RXD1	L14	Bidirectional (5-V tolerant)

Table 31. Pin Assignments—Non-JEDEC (continued)



Document Revision History

THIS PAGE INTENTIONALLY LEFT BLANK