

Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

E·XF

Product Status	Active
Core Processor	MPC8xx
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	50MHz
Co-Processors/DSP	Communications; CPM
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10Mbps (1)
SATA	-
USB	-
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 100°C (TA)
Security Features	-
Package / Case	256-BBGA
Supplier Device Package	256-PBGA (23x23)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mpc852tcvr50a

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Features

- Two baud rate generators
 - Independent (can be connected to any SCC3/4 or SMC1)
 - Allows changes during operation
 - Autobaud support option
- Two SCCs (serial communication controllers)
 - Ethernet/IEEE 802.3[®] standard optional on SCC3 and SCC4, supporting full 10-Mbps operation
 - HDLC/SDLC
 - HDLC bus (implements an HDLC-based local area network (LAN))
 - Universal asynchronous receiver transmitter (UART)
 - Totally transparent (bit streams)
 - Totally transparent (frame-based with optional cyclic redundancy check (CRC))
- One SMC (serial management channel)
 - UART
- One SPI (serial peripheral interface)
 - Supports master and slave modes
 - Supports multimaster operation on the same bus
- PCMCIA interface
 - Master (socket) interface, release 2.1 compliant
 - Supports one independent PCMCIA socket; 8-memory or I/O windows supported
- Debug interface
 - Eight comparators: four operate on instruction address, two operate on data address, and two
 operate on data
 - Supports conditions: $= \neq < >$
 - Each watchpoint can generate a break point internally
- Normal high and normal low power modes to conserve power
- 1.8 V core and 3.3-V I/O operation with 5-V TTL compatibility. Refer to Table 5 for a listing of the 5-V tolerant pins.

Figure 1 shows the MPC852T block diagram.



If the board temperature is known and the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. For this method to work, the board and board mounting must be similar to the test board used to determine the junction-to-board thermal resistance, namely a 2s2p (board with a power and a ground plane) and vias attaching the thermal balls to the ground plane.

7.4 Estimation Using Simulation

When the board temperature is not known, a thermal simulation of the application is needed. The simple two-resistor model can be used with the thermal simulation of the application [2], or a more accurate and complex model of the package can be used in the thermal simulation.

7.5 Experimental Determination

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

 Ψ_{JT} = thermal characterization parameter

 T_T = thermocouple temperature on top of package

 P_D = power dissipation in package

The thermal characterization parameter is measured per JESD51-2 specification published by JEDEC using a 40-gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors that cooling effects of the thermocouple wire cause.

8 References

Semiconductor Equipment and Materials International(415) 964-5111805 East Middlefield RdHountain View, CA 94043MIL-SPEC and EIA/JESD (JEDEC) specifications800-854-7179 or(Available from Global Engineering documents)303-397-7956JEDEC Specificationshttp://www.jedec.org

- 1. C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.
- B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.



Num	Characteristic	33	MHz	40 1	ИНz	50 MHz		66 MHz		Unit
Num	Characteristic	Min	Max	Min	Max	Min	Мах	Min	Max	Unit
B24a	A(0:31) and BADDR(28:30) to \overline{CS} asserted GPCM ACS = 11 TRLX = 0 (MIN = 0.50 × B1 - 2.00)	13.20		10.50	_	8.00		5.60	_	ns
B25	CLKOUT rising edge to \overline{OE} , WE(0:3)/BS_B[0:3] asserted (MAX = 0.00 × B1 + 9.00)	_	9.00		9.00		9.00		9.00	ns
B26	CLKOUT rising edge to \overline{OE} negated (MAX = 0.00 × B1 + 9.00)	2.00	9.00	2.00	9.00	2.00	9.00	2.00	9.00	ns
B27	A(0:31) and BADDR(28:30) to \overline{CS} asserted GPCM ACS = 10, TRLX = 1 (MIN = 1.25 × B1 - 2.00)	35.90		29.30		23.00		16.90	_	ns
B27a	A(0:31) and BADDR(28:30) to \overline{CS} asserted GPCM ACS = 11, TRLX = 1 (MIN = 1.50 × B1 – 2.00)	43.50		35.50	_	28.00		20.70	—	ns
B28	CLKOUT rising edge to $\overline{WE}(0:3)/BS_B[0:3]$ negated GPCM write access CSNT = 0 (MAX = $0.00 \times B1 + 9.00$)	_	9.00	_	9.00	_	9.00	_	9.00	ns
B28a	CLKOUT falling edge to $\overline{WE}(0:3)/BS_B[0:3]$ negated GPCM write access TRLX = 0,1 CSNT = 1, EBDF = 0 (MAX = 0.25 × B1 + 6.80)	7.60	14.30	6.30	13.00	5.00	11.80	3.80	10.50	ns
B28b	CLKOUT falling edge to \overline{CS} negated GPCM write access TRLX = 0,1 CSNT = 1 ACS = 10 or ACS = 11, EBDF = 0 (MAX = 0.25 × B1 + 6.80)	_	14.30	_	13.00	_	11.80	_	10.50	ns
B28c	$\label{eq:clkout_falling} \begin{array}{l} \hline CLKOUT \ falling \ edge \ to \\ \hline WE(0:3)/BS_B[0:3] \ negated \ GPCM \ write \\ access \ TRLX = 0,1 \ CSNT = 1 \ write \ access \\ \hline TRLX = 0,1 \ CSNT = 1, \ EBDF = 1 \\ \hline (MAX = 0.375 \times B1 + 6.6) \end{array}$	10.90	18.00	10.90	18.00	7.00	14.30	5.20	12.30	ns
B28d	CLKOUT falling edge to \overline{CS} negated GPCM write access TRLX = 0,1 CSNT = 1, ACS = 10, or ACS = 11, EBDF = 1 (MAX = 0.375 × B1 + 6.6)	_	18.00	_	18.00	_	14.30	_	12.30	ns
B29	$\label{eq:weighted} \hline \hline WE(0:3)/BS_B[0:3] \mbox{ negated to } D(0:31), \\ DP(0:3) \mbox{ High-Z GPCM write access,} \\ CSNT = 0, \mbox{ EBDF } = 0 \\ (MIN = 0.25 \times B1 - 2.00) \\ \hline \hline \hline \end{tabular}$	5.60	_	4.30		3.00	_	1.80	_	ns
B29a	$\label{eq:weighted} \hline \hline WE(0:3)/BS_B[0:3] \mbox{ negated to } D(0:31), \\ DP(0:3) \mbox{ High-Z GPCM write access, TRLX} \\ = 0, \mbox{ CSNT = 1, EBDF = 0} \\ (MIN = 0.50 \times B1 - 2.00) \\ \hline \hline \hline \end{tabular}$	13.20	_	10.50	_	8.00	_	5.60	_	ns

Table 9. Bus Operation Timings (continued)



Num	Characteristic	33	MHz	40 M	ИНz	50 I	MHz	66 I	MHz	Unit
Nulli	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	Onit
B35b	A(0:31), BADDR(28:30), and D(0:31) to BS valid - as requested by control bit BST2 in the corresponding word in the UPM (MIN = $0.75 \times B1 - 2.00$)	20.70	_	16.70	_	13.00	_	9.40	_	ns
B36	$A(0:31)$, BADDR(28:30), and D(0:31) to GPL valid as requested by control bit GxT4 in the corresponding word in the UPM (MIN = $0.25 \times B1 - 2.00$)	5.60	_	4.30	_	3.00	_	1.80	_	ns
B37	UPWAIT valid to CLKOUT falling edge ¹⁰ (MIN = $0.00 \times B1 + 6.00$)	6.00		6.00		6.00	—	6.00	—	ns
B38	CLKOUT falling edge to UPWAIT valid ¹⁰ (MIN = $0.00 \times B1 + 1.00$)	1.00	_	1.00	_	1.00	—	1.00	_	ns
B39	$\overline{\text{AS}}$ valid to CLKOUT rising edge ¹¹ (MIN = 0.00 × B1 + 7.00)	7.00	_	7.00	_	7.00	—	7.00	—	ns
B40	A(0:31), TSIZ(0:1), RD/WR, BURST, valid to CLKOUT rising edge (MIN = $0.00 \times B1 + 7.00$)	7.00	_	7.00	_	7.00	—	7.00	—	ns
B41	$\overline{\text{TS}}$ valid to CLKOUT rising edge (setup time) (MIN = 0.00 × B1 + 7.00)	7.00	_	7.00	_	7.00	_	7.00	_	ns
B42	CLKOUT rising edge to $\overline{\text{TS}}$ valid (hold time) (MIN = 0.00 × B1 + 2.00)	2.00	_	2.00	_	2.00	_	2.00	—	ns
B43	$\overline{\text{AS}}$ negation to memory controller signals negation (MAX = TBD)	—	TBD	_	TBD	—	TBD	—	TBD	ns

Table 9. Bus Operation Timings (continued)

¹ If the rate of change of the frequency of EXTAL is slow (that is, it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (that is, it does not stay at an extreme value for a long time), then the maximum allowed jitter on EXTAL can be up to 2%.

² For part speeds above 50MHz, use 9.80ns for B11a.

³ The timing required for BR input is relevant when the MPC852T is selected to work with internal bus arbiter. The timing for BG input is relevant when the MPC852T is selected to work with external bus arbiter.

⁴ For part speeds above 50MHz, use 2ns for B17.

⁵ The D(0:31) and DP(0:3) input timings B18 and B19 refer to the rising edge of the CLKOUT in which the TA input signal is asserted.

⁶ For part speeds above 50MHz, use 2ns for B19.

- ⁷ The D(0:31) and DP(0:3) input timings B20 and B21 refer to the falling edge of the CLKOUT. This timing is valid only for read accesses controlled by chip-selects under control of the UPM in the memory controller, for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)
- ⁸ This formula applies to bus operation up to 50 MHz.
- ⁹ The timing B30 refers to \overline{CS} when ACS = 00 and to $\overline{WE}(0:3)$ when CSNT = 0.
- ¹⁰ The signal UPWAIT is considered asynchronous to the CLKOUT and synchronized internally. The timings specified in B37 and B38 are specified to enable the freeze of the UPM output signals as described in Figure 19.
- ¹¹ The AS signal is considered asynchronous to the CLKOUT. The timing B39 is specified in order to allow the behavior specified in Figure 22.



Figure 10 provides the timing for the input data controlled by the UPM for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)





Figure 10. Input Data Timing When Controlled by UPM in the Memory Controller and DLT3 = 1


Figure 11 through Figure 14 provide the timing for the external bus read that various GPCM factors control.




MPC852T PowerQUICC[™] Hardware Specifications, Rev. 4



Bus Signal Timing







MPC852T PowerQUICC[™] Hardware Specifications, Rev. 4



Bus Signal Timing

Table 10 provides interrupt timing for the MPC852T.

Table 10. Interrupt Timing

Num	Characteristic ¹	All Freq	Unit	
Nulli	Gharacteristic	Min	Мах	Unit
139	IRQx valid to CLKOUT rising edge (set up time)	6.00		ns
140	IRQx hold time after CLKOUT	2.00		ns
141	IRQx pulse width low	3.00		ns
142	IRQx pulse width high	3.00		ns
143	IRQx edge-to-edge time	$4 \times T_{CLOCKOUT}$		_

¹ The timings I39 and I40 describe the testing conditions under which the IRQ lines are tested when being defined as level-sensitive. The IRQ lines are synchronized internally and need not be asserted or negated with reference to the CLKOUT. The timings I41, I42, and I43 are specified to allow the correct function of the IRQ lines detection circuitry, and have no direct relation with the total system interrupt latency that the MPC852T is able to support.

Figure 24 provides the interrupt detection timing for the external level-sensitive lines.




Figure 24. Interrupt Detection Timing for External Level Sensitive Lines

Figure 25 provides the interrupt detection timing for the external edge-sensitive lines.




Figure 25. Interrupt Detection Timing for External Edge Sensitive Lines



Bus Signal Timing

Figure 26 provides the PCMCIA access cycle timing for the external bus read.





Figure 26. PCMCIA Access Cycles Timing External Bus Read



CPM Electrical Characteristics









Figure 43. SDACK Timing Diagram—Peripheral Write, Internally-Generated TA








Figure 49. HDLC Bus Timing Diagram

14.6 Ethernet Electrical Specifications

Table 22 provides the Ethernet timings as shown in Figure 50 through Figure 54.

Table	22.	Ethernet	Timing
-------	-----	----------	--------

Neuro	Characteristic	All Freq	uencies	Unit
Num	Characteristic	Min	Мах	Unit
120	CLSN width high	40	—	ns
121	RCLK3 rise/fall time	—	15	ns
122	RCLK3 width low	40	_	ns
123	RCLK3 clock period ¹	80	120	ns
124	RXD3 setup time	20	—	ns
125	RXD3 hold time	5	_	ns
126	RENA active delay (from RCLK3 rising edge of the last data bit)	10	—	ns
127	RENA width low	100	—	ns
128	TCLK3 rise/fall time	—	15	ns
129	TCLK3 width low	40	—	ns
130	TCLK3 clock period ¹	99	101	ns
131	TXD3 active delay (from TCLK3 rising edge)	—	50	ns
132	TXD3 inactive delay (from TCLK3 rising edge)	6.5	50	ns
133	TENA active delay (from TCLK3 rising edge)	10	50	ns
134	TENA inactive delay (from TCLK3 rising edge)	10	50	ns

MPC852T PowerQUICC[™] Hardware Specifications, Rev. 4



FEC Electrical Characteristics

Table 26 provides information about the MII transmit signal timing,.

Num	Characteristic	Min	Мах	Unit
M5	MII_TX_CLK to MII_TXD[3:0], MII_TX_EN, MII_TX_ER invalid	5	—	ns
M6	MII_TX_CLK to MII_TXD[3:0], MII_TX_EN, MII_TX_ER valid	—	25	—
M7	MII_TX_CLK pulse width high	35%	65%	MII_TX_CLK period
M8	MII_TX_CLK pulse width low	35%	65%	MII_TX_CLK period

Table 26. MII Transmit Signal Timing

Figure 60 shows the MII transmit signal timing diagram.




Figure 60. MII Transmit Signal Timing Diagram

15.3 MII Async Inputs Signal Timing (MII_CRS, MII_COL)

Table 27 provides information about the MII async inputs signal timing.

Table 27. MII Async Inputs Signal Timing

Num	Characteristic	Min	Мах	Unit
M9	MII_CRS, MII_COL minimum pulse width 1.5			MII_TX_CLK period

Figure 61 shows the MII asynchronous inputs signal timing diagram.




Figure 61. MII Async Inputs Timing Diagram

MPC852T PowerQUICC[™] Hardware Specifications, Rev. 4



Name	Pin Number	Туре
EXTAL	M1	Analog Input (1.8 V only)
CLKOUT	N6	Output
EXTCLK	N2	Input (1.8 V only)
ALE_A	H1	Output
CE1_A	E5	Output
CE2_A	B3	Output
WAIT_A	N3	Input (3.3 V only)
IP_A0	T2	Input (3.3 V only)
IP_A1	M6	Input (3.3 V only)
IP_A2, IOIS16_A	R3	Input (3.3 V only)
IP_A3	M5	Input (3.3 V only)
IP_A4	Т3	Input (3.3 V only)
IP_A5	N5	Input (3.3 V only)
IP_A6	M7	Input (3.3 V only)
IP_A7	R2	Input (3.3 V only)
DSCK	H2	Bidirectional Three-state (3.3 V only)
IWP[0:1], VFLS[0:1]	H3, G1	Bidirectional (3.3 V only)
OP0	К1	Bidirectional (3.3 V only)
OP1	К2	Output
OP2, MODCK1, STS	КЗ	Bidirectional (3.3 V only)
OP3, MODCK2, DSDO	L1	Bidirectional (3.3 V only)
BADDR[28:29]	L3, L2	Output
BADDR30, REG	J3	Output
ĀS	J2	Input (3.3 V only)
PA11, RXD3	E16	Bidirectional (Optional: Open-drain) (5-V tolerant)
PA10, TXD3	H15	Bidirectional (Optional: Open-drain) (5-V tolerant)
PA9, RXD4	J16	Bidirectional (Optional: Open-drain) (5-V tolerant)
PA8, TXD4	J15	Bidirectional (Optional: Open-drain) (5-V tolerant)



Name	Pin Number	Туре
PA3, CLK5, BRGO3, TIN3	K16	Bidirectional (5-V tolerant)
PA2, CLK6, TOUT3	K14	Bidirectional (5-V tolerant)
PA1, CLK7, BRGO4, TIN4	L15	Bidirectional (5-V tolerant)
PA0, CLK8, TOUT4	M16	Bidirectional (5-V tolerant)
PB31, SPISEL	E13	Bidirectional (Optional: Open-drain) (5-V tolerant)
PB30, SPICLK	F13	Bidirectional (Optional: Open-drain) (5-V tolerant)
PB29, SPIMOSI	D15	Bidirectional (Optional: Open-drain) (5-V tolerant)
PB28, SPIMISO, BRGO4	G13	Bidirectional (Optional: Open-drain) (5-V tolerant)
PB25, SMTXD1	H14	Bidirectional (Optional: Open-drain) (5-V tolerant)
PB24, SMRXD1	H16	Bidirectional (Optional: Open-drain) (5-V tolerant)
PB15, BRGO3	L16	Bidirectional (5-V tolerant)
PC15, DREQ0	C16	Bidirectional (5-V tolerant)
PC13, RTS3	E14	Bidirectional (5-V tolerant)
PC12, RTS4	E15	Bidirectional (5-V tolerant)
PC7, <u>CTS3</u>	J14	Bidirectional (5-V tolerant)
PC6, CD3	K15	Bidirectional (5-V tolerant)
PC5, CTS4, SDACK1	J13	Bidirectional (5-V tolerant)



Name	Pin Number	Туре
PC4, CD4	L14	Bidirectional
		(5-V tolerant)
PD15, MII_RXD3	M14	Bidirectional
		(5-V tolerant)
PD14, MII_RXD2	N16	Bidirectional
		(5-V tolerant)
PD13, MII_RXD1	К13	Bidirectional
		(5-V tolerant)
PD12, MII_MDC	N15	Bidirectional
		(5-V tolerant)
PD11, RXD3, MII_TX_ER	P16	Bidirectional
		(5-V tolerant)
PD10, TXD3, MII_RXD0	R15	Bidirectional
		(5-V tolerant)
PD9, RXD4, MII_TXD0	N14	Bidirectional
		(5-V tolerant)
PD8, TXD4, MII_RX_CLK	M13	Bidirectional
		(5-V tolerant)
PD7, RTS3, MII_RX_ER	T15	Bidirectional
		(5-V tolerant)
PD6, RTS4, MII_RX_DV	N13	Bidirectional
		(5-V tolerant)
PD5, MII_TXD3	R14	Bidirectional
		(5-V tolerant)
PD4, MII_TXD2	P14	Bidirectional
		(5-V tolerant)
PD3, MII_TXD1	M12	Bidirectional
		(5-V tolerant)
TMS	F15	Input
		(5-V tolerant)
TDI, DSDI	G14	Input
		(5-V tolerant)
TCK, DSCK	H13	Input
		(5-V tolerant)
TRST	F16	Input
		(5-V tolerant)

Output (5-V tolerant)

Input

TDO, DSDO

MII_CRS

F14

B6



Name	Pin Number	Туре
MII_MDIO	G16	Bidirectional (5-V tolerant)
MII_TXEN	T14	Output (5-V tolerant)
MII_COL	F2	Input
V _{SSSYN}	N4	PLL analog GND
V _{SSSYN1}	P3	PLL analog GND
V _{DDSYN}	P2	PLL analog V _{DD}
GND	G6, G7, G8, G9, G10, G11, H6, H7, H8, H9, H10, H11, J6, J7, J8, J9, J10, J11, K6, K7, K8, K9, K10, K11	Power
V _{DDL}	A7, C1, D16, G15, L4, M2, R1, M15, T8	Power
V _{DDH}	F5, F6, F7, F8, F9, F10, F11, F12, G5, G12, H5, H12, J5, J12, K5, K12, L5, L6, L7, L8, L9, L10, L11, L12	Power
N/C	A1, A16, B16, C15, D14, E12, L13, M4, P15, R16, T1, T16	No connect



Table 31 contains a list of the MPC852T input and output signals and shows multiplexing and pin assignments.

Name	Pin Number	Туре
A[0:31]	C16, B16, B15, D15, E14, F12, C15, B14, D14, C14, E13, F11, D13, C13, B13, E12, F10, D12, B10, B12, E11, D11, C9, B11, E10, D10, D9, C12, B9, C11, C10, E9	Bidirectional Three-state (3.3 V only)
TSIZ0, REG	F9	Bidirectional Three-state (3.3 V only)
TSIZ1	F8	Bidirectional Three-state (3.3 V only)
RD/WR	C2	Bidirectional Three-state (3.3 V only)
BURST	H4	Bidirectional Three-state (3.3 V only)
BDIP, GPL_B5	E2	Output
TS	F3	Bidirectional Active pull-up (3.3 V only)
TA	G5	Bidirectional Active pull-up (3.3 V only)
TEA	F4	Open-drain
BI	E3	Bidirectional Active pull-up (3.3 V only)
IRQ2, RSV	НЗ	Bidirectional Three-state (3.3 V only)
IRQ4, KR RETRY, SPKROUT	К2	Bidirectional Three-state (3.3 V only)
CR, IRQ3	G2	Input (3.3 V only)
D[0:31]	T14, U12, T11, U11, U13, T10, T8, U7, U14, N11, P11, R11, R13, T13, N10, P10, R10, P12, U10, T9, R9, P9, U8, R12, R8, P8, N9, T12, T7, R7, U6, T6	Bidirectional Three-state (3.3 V only)
DP0, IRQ3	R5	Bidirectional Three-state (3.3 V only)
DP1, IRQ4	R6	Bidirectional Three-state (3.3 V only)
DP2, IRQ5	U5	Bidirectional Three-state (3.3 V only)
DP3, IRQ6	T5	Bidirectional Three-state (3.3 V only)
BR	F2	Bidirectional (3.3 V only)
BG	H5	Bidirectional (3.3 V only)



Name	Pin Number	Туре
BB	G4	Bidirectional Active Pull-up (3.3 V only)
FRZ, IRQ6	J5	Bidirectional (3.3 V only)
IRQ0	R14	Input (3.3 V only)
IRQ1	N12	Input (3.3 V only)
IRQ7, M_TX_CLK	P13	Input (3.3 V only)
<u>CS</u> [0:5]	C3, B3, E4, D4, F7, D5	Output
CS6	E5	Output
CS7	B4	Output
WE0, BS_B0, IORD	E7	Output
WE1, BS_B1, IOWR	D7	Output
WE2, BS_B2, PCOE	B6	Output
WE3, BS_B3, PCWE	C6	Output
BS_A[0:3]	B7, E8, D8, C8	Output
GPL_A0, GPL_B0	D6	Output
OE, GPL_A1, GPL_B1	E6	Output
<u>GPL_A[2:3]</u> , <u>GPL_B[2:3]</u> , <u>CS</u> [2–3]	B5, C5	Output
UPWAITA, GPL_A4	D3	Bidirectional (3.3 V only)
GPL_A5	F5	Output
PORESET	R2	Input (3.3 V only)
RSTCONF	L5	Input (3.3 V only)
HRESET	К5	Open-drain
SRESET	N4	Open-drain
XTAL	P2	Analog output
EXTAL	N2	Analog input (3.3 V only)
CLKOUT	P7	Output
EXTCLK	P3	Input (3.3 V only)
ALE_A	J2	Output
CE1_A	F6	Output
CE2_A	C4	Output
WAIT_A	P4	Input (3.3 V only)
IP_A0	U3	Input (3.3 V only)

Table 31. Pin Assignments—Non-JEDEC (continued)



Name	Pin Number	Туре
IP_A1	N7	Input (3.3 V only)
IP_A2, IOIS16_A	Т4	Input (3.3 V only)
IP_A3	N6	Input (3.3 V only)
IP_A4	U4	Input (3.3 V only)
IP_A5	P6	Input (3.3 V only)
IP_A6	N8	Input (3.3 V only)
IP_A7	тз	Input (3.3 V only)
DSCK	J3	Bidirectional Three-state (3.3 V only)
IWP[0:1], VFLS[0:1]	J4, H2	Bidirectional (3.3 V only)
OP0	L2	Bidirectional (3.3 V only)
OP1	L3	Output
OP2, MODCK1, STS	L4	Bidirectional (3.3 V only)
OP3, MODCK2, DSDO	M2	Bidirectional (3.3 V only)
BADDR[28:29]	M4, M3	Output
BADDR30, REG	К4	Output
ĀS	КЗ	Input (3.3 V only)
PA11, RXD3	F17	Bidirectional (Optional: Open-drain) (5-V tolerant)
PA10, TXD3	J16	Bidirectional (Optional: Open-drain) (5-V tolerant)
PA9, RXD4	K17	Bidirectional (Optional: Open-drain) (5-V tolerant)
PA8, TXD4	K16	Bidirectional (Optional: Open-drain) (5-V tolerant)
PA3, CLK5, BRGO3, TIN3	L17	Bidirectional (5-V tolerant)
PA2, CLK6, TOUT3	L15	Bidirectional (5-V tolerant)
PA1, CLK7, BRGO4, TIN4	M16	Bidirectional (5-V tolerant)
PA0, CLK8, TOUT4	N17	Bidirectional (5-V tolerant)

Table 31. Pin Assignments—Non-JEDEC (continued)



Document Revision History

THIS PAGE INTENTIONALLY LEFT BLANK

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 +1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. IEEE 1149.1 and 802.3 are trademarks or registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2004, 2007. All rights reserved.

Document Number: MPC852TEC Rev. 4 09/2007



