

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	Coldfire V4E
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	EBI/EMI, Ethernet, I <sup>2</sup> C, SPI, UART/USART, USB
Peripherals	DMA, PWM, WDT
Number of I/O	99
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.43V ~ 1.58V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	388-BBGA
Supplier Device Package	388-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf5470vr200

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **Table of Contents**

1		mum Ratings4
2	Therr	mal Characteristics
	2.1	Operating Temperatures4
	2.2	Thermal Resistance4
3		lectrical Specifications
4	Hard	ware Design Considerations6
	4.1	PLL Power Filtering6
	4.2	Supply Voltage Sequencing and Separation Cautions6
	4.3	General USB Layout Guidelines
	4.4	USB Power Filtering
5		ut Driver Capability and Loading10
6		Fiming Specifications
7		t Timing Specifications
8	FlexE	Bus12
	8.1	FlexBus AC Timing Characteristics
9		AM Bus
	9.1	SDR SDRAM AC Timing Characteristics15
	9.2	DDR SDRAM AC Timing Characteristics
10		Bus
11		Ethernet AC Timing Specifications
	11.1	
	11.2	
	11.3	······································
	11.4	······································
12		ral Timing Specifications
13		nput/Output Timing Specifications
14		and Boundary Scan Timing
15 16		Electrical Specifications
16		r Module AC Timing Specifications
		Drawing
18	Revis	ion History
Lis	st of	Figures
Fig	aure 1	.MCF547X Block Diagram
		.System PLL V <sub>DD</sub> Power Filter
		Supply Voltage Sequencing and Separation Cautions . 7
		.Preferred VBUS Connections
		Alternate VBUS Connections
		.USB V <sub>DD</sub> Power Filter
Fig	, jure 7	USBRBIAS Connection
		.Input Clock Timing Diagram 11
		CLKIN, Internal Bus, and Core Clock Ratios 11
		0.Reset Timing 12
		1.FlexBus Read Timing 14
		2.FlexBus Write Timing 15
		3.SDR Write Timing
Fig	gure 1	4.SDR Read Timing 17

Figure 15.DDR Clock Timing Diagram
Figure 16.DDR Write Timing 20
Figure 17.DDR Read Timing 21
Figure 18.PCI Timing
Figure 19.MII Receive Signal Timing Diagram 23
Figure 20.MII Transmit Signal Timing Diagram
Figure 21.MII Async Inputs Timing Diagram 24
Figure 22.MII Serial Management Channel TIming Diagram 24
Figure 23.I <sup>2</sup> C Input/Output Timings
Figure 24.Test Clock Input Timing 27
Figure 25.Boundary Scan (JTAG) Timing 27
Figure 26.Test Access Port Timing 27
Figure 27.TRST Timing Debug AC Timing Specifications 27
Figure 28.Real-Time Trace AC Timing
Figure 29.BDM Serial Port AC Timing 28
Figure 30.DSPI Timing
Figure 31.388-pin BGA Case Outline

#### **List of Tables**

Table 1. Absolute Maximum Ratings
Table 2. Operating Temperatures    4
Table 3. Thermal Resistance
Table 4. DC Electrical Specifications.    5
Table 5. USB Filter Circuit Values
Table 6. I/O Driver Capability    10
Table 7. Clock Timing Specifications.    11
Table 8. MCF547x Divide Ratio Encodings.    11
Table 9. Reset Timing Specifications    12
Table 10.FlexBus AC Timing Specifications.    13
Table 11.SDR Timing Specifications    16
Table 12.DDR Clock Crossover Specifications    18
Table 13.DDR Timing Specifications    18
Table 14.PCI Timing Specifications    21
Table 15.MII Receive Signal Timing.    23
Table 16.MII Transmit Signal Timing    23
Table 17.MII Transmit Signal Timing    24
Table 18.MII Serial Management Channel Signal Timing    24
Table 19.General AC Timing Specifications    25
Table 20.1 <sup>2</sup> C Input Timing Specifications between
SCL and SDA 25
Table 21. I <sup>2</sup> C Output Timing Specifications between
SCL and SDA 25
Table 22.JTAG and Boundary Scan Timing    26
Table 23.Debug AC Timing Specifications    28
Table 24.DSPI Modules AC Timing Specifications.    29
Table 25.Timer Module AC Timing Specifications    29

N






Figure 1. MCF547X Block Diagram



**Maximum Ratings** 

# 1 Maximum Ratings

Table 1 lists maximum and minimum ratings for supply and operating voltages and storage temperature. Operating outside of these ranges may cause erratic behavior or damage to the processor.

Rating	Symbol	Value	Units
External (I/O pads) supply voltage (3.3-V power pins)	EV <sub>DD</sub>	-0.3 to +4.0	V
Internal logic supply voltage	IV <sub>DD</sub>	-0.5 to +2.0	V
Memory (I/O pads) supply voltage (2.5-V power pins)	SD V <sub>DD</sub>	-0.3 to +4.0 SDR Memory -0.3 to +2.8 DDR Memory	V
PLL supply voltage	PLL V <sub>DD</sub>	-0.5 to +2.0	V
Internal logic supply voltage, input voltage level	V <sub>in</sub>	-0.5 to +3.6	V
Storage temperature range	T <sub>stg</sub>	-55 to +150	°C

#### Table 1. Absolute Maximum Ratings

# 2 Thermal Characteristics

## 2.1 Operating Temperatures

Table 2 lists junction and ambient operating temperatures.

#### **Table 2. Operating Temperatures**

Characteristic	Symbol	Value	Units
Maximum operating junction temperature	Тj	105	°C
Maximum operating ambient temperature	T <sub>Amax</sub>	<70 <sup>1</sup>	°C
Minimum operating ambient temperature	T <sub>Amin</sub>	-0	°C


<sup>1</sup> This published maximum operating ambient temperature should be used only as a system design guideline. All device operating parameters are guaranteed only when the junction temperature lies within the specified range.

## 2.2 Thermal Resistance

Table 3 lists thermal resistance values.

### Table 3. Thermal Resistance

Characteristic		Symbol	Value	Unit
324 pin TEPBGA — Junction to ambient, natural convection	Four layer board (2s2p)	$\theta_{JMA}$	20–22 <sup>1,2</sup>	°CW
388 pin TEPBGA — Junction to ambient, natural convection	Four layer board (2s2p)	$\theta_{JMA}$	19 <sup>1,2</sup>	°CW



The relationship between SD  $V_{DD}$  and  $EV_{DD}$  is non-critical during power-up and power-down sequences. SD  $V_{DD}$  (2.5V or 3.3V) and  $EV_{DD}$  are specified relative to  $IV_{DD}$ .

### 4.2.1 Power Up Sequence

If  $EV_{DD}/SD V_{DD}$  are powered up with the  $IV_{DD}$  at 0V, the sense circuits in the I/O pads cause all pad output drivers connected to the  $EV_{DD}/SD V_{DD}$  to be in a high impedance state. There is no limit to how long after  $EV_{DD}/SD V_{DD}$  powers up before  $IV_{DD}$  must power up.  $IV_{DD}$  should not lead the  $EV_{DD}$ , SD  $V_{DD}$ , or PLL  $V_{DD}$  by more than 0.4V during power ramp up or there is high current in the internal ESD protection diodes. The rise times on the power supplies should be slower than 1 microsecond to avoid turning on the internal ESD protection clamp diodes.

The recommended power up sequence is as follows:

- 1. Use 1 microsecond or slower rise time for all supplies.
- 2.  $IV_{DD}/PLL V_{DD}$  and  $EV_{DD}/SD V_{DD}$  should track up to 0.9V, then separate for the completion of ramps with  $EV_{DD}/SD V_{DD}$  going to the higher external voltages. One way to accomplish this is to use a low drop-out voltage regulator.

### 4.2.2 Power Down Sequence

If  $IV_{DD}PLL V_{DD}$  are powered down first, sense circuits in the I/O pads cause all output drivers to be in a high impedance state. There is no limit on how long after  $IV_{DD}$  and  $PLL V_{DD}$  power down before  $EV_{DD}$  or SD  $V_{DD}$  must power down.  $IV_{DD}$  should not lag  $EV_{DD}$ , SD  $V_{DD}$ , or PLL  $V_{DD}$  going low by more than 0.4V during power down or there is undesired high current in the ESD protection diodes. There are no requirements for the fall times of the power supplies.

The recommended power down sequence is as follows:

- 1. Drop  $IV_{DD}/PLL V_{DD}$  to 0V
- 2. Drop  $EV_{DD}/SD V_{DD}$  supplies



**Hardware Design Considerations** 

## 4.3 General USB Layout Guidelines

## 4.3.1 USB D+ and D- High-Speed Traces

- 1. High speed clock and the USBD+ and USBD- differential pair should be routed first.
- 2. Route USBD+ and USBD- signals on the top layer of the board.
- 3. The trace width and spacing of the USBD+ and USBD- signals should be such that the differential impedance is  $90\Omega$ .
- 4. Route traces over continuous planes (power and ground)—they should not pass over any power/ground plane slots or anti-etch. When placing connectors, make sure the ground plane clear-outs around each pin have ground continuity between all pins.
- 5. Maintain the parallelism (skew matched) between USBD+ and USBD-. These traces should be the same overall length.
- 6. Do not route USBD+ and USBD- traces under oscillators or parallel to clock traces and/or data buses. Minimize the lengths of high speed signals that run parallel to the USBD+ and USBD- pair. Maintain a minimum 50mil spacing to clock signals.
- 7. Keep USBD+ and USBD- traces as short as possible.
- 8. Route USBD+, USBD-, and USBVBUS signals with a minimum amount of vias and corners. Use 45° turns.
- 9. Stubs should be avoided as much as possible. If they cannot be avoided, stubs should be no greater than 200mils.

## 4.3.2 USB VBUS Traces

Connecting the USBVBUS pin directly to the 5V VBUS signal from the USB connector can cause long-term reliability problems in the ESD network of the processor. Therefore, use of an external voltage divider for VBUS is recommended. Figure 4 and Figure 5 depict possible connections for VBUS. Point A, marked in each figure, is where a 5V version of VBUS should connect to the USBVBUS pin on the device.




Figure 4. Preferred VBUS Connections




Figure 5. Alternate VBUS Connections

## 4.3.3 USB Receptacle Connections

It is recommended to connect the shield and the ground pin of the B USB receptacle for upstream ports to the board ground plane. The ground pin of the A USB receptacles for downstream ports should also be connected to the board ground plane, but industry practice varies widely on the connection of the shield of the A USB receptacles to other system grounds. Take precautions for control of ground loops between hosts and self-powered USB devices through the cable shield.



### 4.4 USB Power Filtering

To minimize noise, an external filter is required for each of the USB power pins. The filter shown in Figure 6 should be connected between the board  $EV_{DD}$  or  $IV_{DD}$  and each of the USB  $V_{DD}$  pins.

- The resistor and capacitors should be placed as close to the dedicated USB V<sub>DD</sub> pin as possible.
- A separate filter circuit should be included for each USB V<sub>DD</sub> pin, a total of five circuits.
- All traces should be as low impedance as possible, especially ground pins to the ground plane.
- The filter for USB\_PHYVDD to VSS should be connected to the power and ground planes, respectively, not fingers of the planes.
- In addition to keeping the filter components for the USB\_PLLVDD as close as practical to the body of the processor as previously mentioned, special care should be taken to avoid coupling switching power supply noise or digital switching noise onto the portion of that supply between the filter and the processor.
- The capacitors for C2 in the table below should be rated X5R or better due to temperature performance.




Figure 6. USB V<sub>DD</sub> Power Filter

### NOTE

In addition to the above filter circuitry, a 0.01 F capacitor is also recommended in parallel with those shown.

Table 5 lists the resistor values and supply voltages to be used in the circuit for each of the USB V<sub>DD</sub> pins.

Table 5. USB Fil	ter Circuit Values
------------------	--------------------

USB V <sub>DD</sub> Pin	Nominal Voltage	<b>R1 (</b> Ω <b>)</b>	<b>C1 (</b> μ <b>F)</b>	<b>C2 (</b> μ <b>F</b> )
USBVDD (Bias generator supply)	3.3V	10	10	0.1
USB_PHYVDD (Main transceiver supply)	3.3V	0	10	0.1
USB_PLLVDD (PLL supply)	1.5V	10	1	0.1
USB_OSCVDD (Oscillator supply)	3.3V	0	10	0.1
USB_OSCAVDD (Oscillator analog supply)	1.5V	0	10	0.1



**Output Driver Capability and Loading** 

### 4.4.1 Bias Resistor

The USBRBIAS resistor should be placed as close to the dedicated USB 2.0 pins as possible. The tolerance should be  $\pm 1\%$ .



Figure 7. USBRBIAS Connection

# 5 Output Driver Capability and Loading

Table 6 lists values for drive capability and output loading.

Table 6. I/O Driver Capability<sup>1</sup>

Signal	Drive Capability	Output Load (C <sub>L</sub> )
SDRAMC (SDADDR[12:0], SDDATA[31:0], RAS, CAS, SDDM[3:0], SDWE, SDBA[1:0]	24 mA	15 pF
SDRAMC DQS and clocks (SDDQS[3:0], SDRDQS, SDCLK[1:0], SDCLK[1:0], SDCKE)	24 mA	15 pF
SDRAMC chip selects (SDCS[3:0])	24 mA	15 pF
FlexBus (AD[31:0], FBCS[5:0], ALE, R/W, BE/BWE[3:0], OE)	16 mA	30 pF
FEC (EnMDIO, EnMDC, EnTXEN, EnTXD[3:0], EnTXER	8 mA	15 pF
Timer (TOUT[3:0])	8 mA	50 pF
DACK[1:0]	8 mA	30 pF
PSC (PSC <i>n</i> TXD[3:0], PSC <i>n</i> RTS/PSC <i>n</i> FSYNC,	8 mA	30 pF
DSPI (DSPISOUT, DSPICS0/SS, DSPICS[2:3], DSPICS5/PCSS)	24 mA	50 pF
PCI (PCIAD[31:0], PCIBG[4:1], PCIBG0/PCIREQOUT, PCIDEVSEL, PCICXBE[3:0], PCIFRM, PCIPERR, PCIRESET, PCISERR, PCISTOP, PCIPAR, PCITRDY, PCIIRDY	16 mA	50 pF
I2C (SCL, SDA)	8 mA	50 pF
BDM (PSTCLK, PSTDDATA[7:0], DSO/TDO,	8 mA	25 pF
RSTO	8 mA	50 pF

The device's pads have balanced sink and source current. The drive capability is the same as the sink capability.

1



## 8.1 FlexBus AC Timing Characteristics

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the system clock.

Num	Characteristic	Min	Max	Unit	Notes
	Frequency of Operation	25	66	Mhz	1
FB1	Clock Period (CLKIN)	15.15	40	ns	2
FB2	Address, Data, and Control Output Valid (AD[31:0], FBCS[5:0], R/W, ALE, TSIZ[1:0], BE/BWE[3:0], OE, and TBST)	_	7.0	ns	3
FB3	Address, Data, and Control Output Hold ((AD[31:0], FBCS[5:0], R/W, ALE, TSIZ[1:0], BE/BWE[3:0], OE, and TBST)	1	—	ns	3, 4
FB4	Data Input Setup	3.5	—	ns	
FB5	Data Input Hold	0	_	ns	
FB6	Transfer Acknowledge (TA) Input Setup	4	_	ns	
FB7	Transfer Acknowledge (TA) Input Hold	0	—	ns	
FB8	Address Output Valid (PCIAD[31:0])	—	7.0	ns	5
FB9	Address Output Hold (PCIAD[31:0])	0	—	ns	5

#### Table 10. FlexBus AC Timing Specifications

<sup>1</sup> The frequency of operation is the same as the PCI frequency of operation. The MCF547X supports a single external reference clock (CLKIN). This signal defines the frequency of operation for FlexBus and PCI.

<sup>2</sup> Max cycle rate is determined by CLKIN and how the user has the system PLL configured.

<sup>3</sup> Timing for chip selects only applies to the FBCS[5:0] signals. Please see Section 9.2, "DDR SDRAM AC Timing Characteristics" for SDCS[3:0] timing.

<sup>4</sup> The FlexBus supports programming an extension of the address hold. Please consult the MCF547X specification manual for more information.

<sup>5</sup> These specs are used when the PCIAD[31:0] signals are configured as 32-bit, non-muxed FlexBus address signals.






Figure 11. FlexBus Read Timing






Figure 12. FlexBus Write Timing

The SDRAM controller supports accesses to main SDRAM memory from any internal master. It supports standard SDRAM or double data rate (DDR) SDRAM, but it does not support both at the same time. The SDRAM controller uses SSTL2 and SSTL3 I/O drivers. Both SSTL drive modes are programmable for Class I or Class II drive strength.

## 9.1 SDR SDRAM AC Timing Characteristics

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the memory bus clock, when operating in SDR mode on write cycles and relative to SDR\_DQS on read cycles. The MCF547x SDRAM controller is a DDR controller that has an SDR mode. Because it is designed to support DDR, a DQS pulse must be supplied to the MCF547x for each data beat of an SDR read. The MCF547x accomplishes this by asserting a signal called SDR\_DQS during read cycles. Care must be taken during board design to adhere to the following guidelines and specs with regard to the SDR\_DQS signal and its usage.



Symbol	Characteristic	Min	Мах	Unit	Notes
	Frequency of Operation	0	133	Mhz	1
SD1	Clock Period (t <sub>CK</sub> )	7.52	12	ns	2
SD2	Clock Skew (t <sub>SK</sub> )		TBD		
SD3	Pulse Width High (t <sub>CKH</sub> )	0.45	0.55	SDCLK	3
SD4	Pulse Width Low (t <sub>CKL</sub> )	0.45	0.55	SDCLK	4
SD5	Address, CKE, CAS, RAS, WE, BA, CS - Output Valid ( $t_{CMV}$ )		0.5 × SDCLK + 1.0ns	ns	
SD6	Address, CKE, CAS, RAS, WE, BA, CS - Output Hold (t <sub>CMH</sub> )	2.0		ns	
SD7	SDRDQS Output Valid (t <sub>DQSOV</sub> )		Self timed	ns	5
SD8	SDDQS[3:0] input setup relative to SDCLK (t <sub>DQSIS</sub> )	$0.25\times \text{SDCLK}$	0.40  imes SDCLK	ns	6
SD9	SDDQS[3:0] input hold relative to SDCLK (t <sub>DQSIH</sub> )	Does not apply	. 0.5 SDCLK fixe	d width.	7
SD10	Data Input Setup relative to SDCLK (reference only) (t <sub>DIS</sub> )	0.25 × SDCLK		ns	8
SD11	Data Input Hold relative to SDCLK (reference only) (t <sub>DIH</sub> )	1.0		ns	
SD12	Data and Data Mask Output Valid (t <sub>DV</sub> )		0.75 × SDCLK +0.500ns	ns	
SD13	Data and Data Mask Output Hold (t <sub>DH</sub> )	1.5		ns	

### Table 11. SDR Timing Specifications

<sup>1</sup> The frequency of operation is 2x or 4x the CLKIN frequency of operation. The MCF547X supports a single external reference clock (CLKIN). This signal defines the frequency of operation for FlexBus and PCI, but SDRAM clock operates at the same frequency as the internal bus clock. Please see the PLL chapter of the MCF547X Reference Manual for more information on setting the SDRAM clock rate.

<sup>2</sup> SDCLK is one SDRAM clock in (ns).

- $^{3}$  Pulse width high plus pulse width low cannot exceed min and max clock period.
- <sup>4</sup> Pulse width high plus pulse width low cannot exceed min and max clock period.
- <sup>5</sup> SDR\_DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This is a guideline only. Subtle variation from this guideline is expected. SDR\_DQS only pulses during a read cycle and one pulse occurs for each data beat.
- <sup>6</sup> SDR\_DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This spec is a guideline only. Subtle variation from this guideline is expected. SDR\_DQS only pulses during a read cycle and one pulse occurs for each data beat.
- <sup>7</sup> The SDR\_DQS pulse is designed to be 0.5 clock in width. The timing of the rising edge is most important. The falling edge does not affect the memory controller.
- <sup>8</sup> Because a read cycle in SDR mode uses the DQS circuit within the MCF547X, it is most critical that the data valid window be centered 1/4 clk after the rising edge of DQS. Ensuring that this happens results in successful SDR reads. The input setup spec is provided as guidance.



## 9.2 DDR SDRAM AC Timing Characteristics


When using the DDR SDRAM controller, the following timing numbers must be followed to properly latch or drive data onto the memory bus. All timing numbers are relative to the four DQS byte lanes.

Table 12shows the DDR clock crossover specifications.

Symbol	Characteristic	Min	Мах	Unit
V <sub>MP</sub>	Clock output mid-point voltage	1.05	1.45	V
V <sub>OUT</sub>	Clock output voltage level	-0.3	SD_VDD + 0.3	V
V <sub>ID</sub>	Clock output differential voltage (peak to peak swing)	0.7	SD_VDD + 0.6	V
V <sub>IX</sub>	Clock crossing point voltage <sup>1</sup>	1.05	1.45	V

### Table 12. DDR Clock Crossover Specifications

<sup>1</sup> The clock crossover voltage is only guaranteed when using the highest drive strength option for the SDCLK[1:0] and SDCLK[1:0] signals.



### Figure 15. DDR Clock Timing Diagram

Table 13. DDR	Timing	Specifications
---------------	--------	----------------

Symbol	Characteristic	Min	Max	Unit	Notes
	Frequency of Operation	50 <sup>1</sup>	133	MHz	2
DD1	Clock Period (t <sub>CK</sub> )	7.52	12	ns	3
DD2	Pulse Width High (t <sub>CKH</sub> )	0.45	0.55	SDCLK	4
DD3	Pulse Width Low (t <sub>CKL</sub> )	0.45	0.55	SDCLK	5
DD4	Address, SDCKE, CAS, RAS, WE, SDBA, SDCS—Output Valid (t <sub>CMV</sub> )		0.5 × SDCLK + 1.0 ns	ns	6
DD5	Address, SDCKE, CAS, RAS, WE, SDBA, SDCS—Output Hold (t <sub>CMH</sub> )	2.0	_	ns	
DD6	Write Command to first DQS Latching Transition (t <sub>DQSS</sub> )		1.25	SDCLK	
DD7	Data and Data Mask Output Setup (DQ->DQS) Relative to DQS (DDR Write Mode) (t <sub>QS</sub> )	1.0	—	ns	7 8
DD8	Data and Data Mask Output Hold (DQS->DQ) Relative to DQS (DDR Write Mode) (t <sub>QH</sub> )	1.0	—	ns	9
DD9	Input Data Skew Relative to DQS (Input Setup) (t <sub>IS</sub> )		1	ns	10
DD10	Input Data Hold Relative to DQS (t <sub>IH</sub> )	0.25 × SDCLK + 0.5ns	_	ns	11
DD11	DQS falling edge to SDCLK rising (output setup time) $(t_{DSS})$	0.5	—	ns	
DD12	DQS falling edge from SDCLK rising (output hold time) $(t_{DSH})$	0.5	—	ns	







Figure 16. DDR Write Timing





## 10 PCI Bus

The PCI bus on the MCF547x is PCI 2.2 compliant. The following timing numbers are mostly from the PCI 2.2 spec. Please refer to the PCI 2.2 spec for a more detailed timing analysis.

**Table 14. PCI Timing Specifications** 

Num	Characteristic		Max	Unit	Notes
	Frequency of Operation	25	66	MHz	1
P1	Clock Period (t <sub>CK</sub> )	15.15	40	ns	2
P2	Address, Data, and Command (33< PCI $\leq$ 66 Mhz)—Input Setup ( $t_{IS})$	3.0	_	ns	
P3	Address, Data, and Command (0 < PCI $\leq$ 33 Mhz)—Input Setup (t <sub>IS</sub> )	7.0	_	ns	
P4	Address, Data, and Command (33–66 Mhz)—Output Valid (t <sub>DV</sub> )	_	6.0	ns	3
P5	Address, Data, and Command (0–33 Mhz) - Output Valid (t <sub>DV</sub> )	_	11.0	ns	
P6	PCI signals (0–66 Mhz) - Output Hold (t <sub>DH</sub> )	0	_	ns	4



#### Fast Ethernet AC Timing Specifications

Num	Characteristic	Min	Max	Unit	Notes
P7	PCI signals (0–66 Mhz) - Input Hold (t <sub>IH</sub> )	0	—	ns	5
P8	PCI REQ/GNT (33 < PCI $\leq$ 66Mhz) - Output valid (t <sub>DV</sub> )		6	ns	6
P9	PCI REQ/GNT (0 < PCI $\leq$ 33Mhz) - Output valid (t <sub>DV</sub> )	_	12	ns	
P10	PCI REQ/GNT (33 < PCI $\leq$ 66Mhz) - Input Setup (t <sub>IS</sub> )	_	5	ns	
P11	PCI REQ (0 < PCI $\leq$ 33Mhz) - Input Setup (t <sub>IS</sub> )	12	_	ns	
P12	PCI GNT (0 < PCI $\leq$ 33Mhz) - Input Setup (t <sub>IS</sub> )	10	—	ns	

Table 14. PCI Timing Specifications (continued)


<sup>1</sup> Please see the reset configuration signals description in the "Signal Descriptions" chapter within the *MCF547x Reference Manual*. Also specific guidelines may need to be followed when operating the system PLL below certain frequencies.

 $^2$  Max cycle rate is determined by CLKIN and how the user has the system PLL configured.

<sup>3</sup> All signals defined as PCI bused signals. Does not include PTP (point-to-point) signals.

<sup>4</sup> PCI 2.2 spec does not require an output hold time. Although the MCF547X may provide a slight amount of hold, it is not required or guaranteed.

- <sup>5</sup> PCI 2.2 spec requires zero input hold.
- <sup>6</sup> These signals are defined at PTP (Point-to-point) in the PCI 2.2 spec.



# 11 Fast Ethernet AC Timing Specifications

## 11.1 MII/7-WIRE Interface Timing Specs

The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the EMAC\_10\_100 I/O signals.

The following timing specs meet the requirements for MII and 7-Wire style interfaces for a range of transceiver devices. If this interface is to be used with a specific transceiver device the timing specs may be altered to match that specific transceiver.



Fast Ethernet AC Timing Specifications

## 11.3 MII Async Inputs Signal Timing (CRS, COL)

Table 17. MII Transmit Signal Timing

Num	Characteristic	Min	Max	Unit
M9	CRS, COL minimum pulse width	1.5		TX_CLK period





Figure 21. MII Async Inputs Timing Diagram

## 11.4 MII Serial Management Channel Timing (MDIO, MDC)

#### Table 18. MII Serial Management Channel Signal Timing


Num	Characteristic	Min	Max	Unit
M10	MDC falling edge to MDIO output invalid (min prop delay)	0	_	ns
M11	MDC falling edge to MDIO output valid (max prop delay)	_	25	ns
M12	MDIO (input) to MDC rising edge setup	10	_	ns
M13	MDIO (input) to MDC rising edge hold	0	_	ns
M14	MDC pulse width high	40%	60%	MDC period
M15	MDC pulse width low	40%	60%	MDC period





MCF547x ColdFire<sup>®</sup> Microprocessor, Rev. 4









# **15 DSPI Electrical Specifications**

Table 24 lists DSPI timings.

Name	Characteristic	Min	Max	Unit
DS1	DSPI_CS[3:0] to DSPI_CLK	1 × tck	$510 \times tck$	ns
DS2	DSPI_CLK high to DSPI_DOUT valid.	_	12	ns
DS3	DSPI_CLK high to DSPI_DOUT invalid. (Output hold)	2	_	ns
DS4	DSPI_DIN to DSPI_CLK (Input setup)	10	_	ns
DS5	DSPI_DIN to DSPI_CLK (Input hold)	10	_	ns

The values in Table 24 correspond to Figure 30.




Figure 30. DSPI Timing

# **16 Timer Module AC Timing Specifications**

Table 25 lists timer module AC timings.

Table 25. Timer Module AC Timing Specifications

Name	Characteristic		0–66 MHz		
Name	Characteristic	Min	Max	Unit	
T1	TIN0 / TIN1 / TIN2 / TIN3 cycle time	3	_	PSTCLK	
T2	TIN0 / TIN1 / TIN2 / TIN3 pulse width	1		PSTCLK	



**Revision History** 

# 18 Revision History

Revision Number	Date	Substantive Changes	
2.2	August 29, 2005	Table 7: Changed C1 maximum spec from 33.3 ns to 40 ns.	
2.3	August 30, 2005	Table 22: Changed J11 maximum from 15 ns to 20 ns.	
2.4	December 14, 2005	Table 10: Changed FB1 maximum from 33.33 ns to 40 ns.Table 14: Changed FB1 maximum from 33.33 ns to 40 ns.	
3	February 20, 2007	Table 4: Updated DC electrical specifications, V <sub>IL</sub> and V <sub>IH</sub> .Table 6: Changed FlexBus output load from 20pF to 30pF.Added Section 4.3, "General USB Layout Guidelines."	
4	December 4, 2007	Figure 2: Changed resistor value from 10W to $10\Omega$ Figure 3: Changed note 1 in from "IVDD should not exceed EVDD, SD VDD or PLL VDD by more than 0.4V" to "IVDD should not exceed EVDD or SD VDD by more than 0.4V" Table 3: Updated thermal information for $\theta_{JMA}$ , $\theta_{JB}$ , and $\theta_{JC}$ Table 4: Added input leakage current spec. Table 6: Added footnote regarding pads having balanced source & sink current. Table 9: Added RSTI pulse duration spec. Added features list, pinout drawing, block diagram, and case outline.	



#### How to Reach Us:

Home Page: www.freescale.com

#### Web Support:

http://www.freescale.com/support

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MCF5475EC Rev. 4 12/2007 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2007. All rights reserved.

