



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	12MHz
Connectivity	SPI, UART/USART
Peripherals	POR, WDT
Number of I/O	32
Program Memory Size	12KB (12K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at89ls53-12pc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Pin Configurations**

			1
(T2) P1.0 🗆	1	40	□ vcc
(T2 EX) P1.1	2	39	P0.0 (AD0)
P1.2	3	38	D P0.1 (AD1)
P1.3 🗆	4	37	D P0.2 (AD2)
(SS) P1.4 🗆	5	36	D P0.3 (AD3)
(MOSI) P1.5	6	35	D P0.4 (AD4)
(MISO) P1.6 🗆	7	34	D P0.5 (AD5)
(SCK) P1.7 🗆	8	33	D P0.6 (AD6)
RST 🗆	9	32	D P0.7 (AD7)
(RXD) P3.0 🗆	10	31	EA/VPP
(TXD) P3.1 🗆	11	30	ALE/PROG
(INT0) P3.2 🗆	12	29	D PSEN
(INT1) P3.3 🗆	13	28	🗆 P2.7 (A15)
(T0) P3.4 🗆	14	27	DP2.6 (A14)
(T1) P3.5 🗆	15	26	🗆 P2.5 (A13)
(WR) P3.6 🗆	16	25	DP2.4 (A12)
(RD) P3.7 🗆	17	24	DP2.3 (A11)
XTAL2 🗆	18	23	P2.2 (A10)
XTAL1 🗆	19	22	🗆 P2.1 (A9)
GND 🗆	20	21	🗆 P2.0 (A8)

PDIP





# **Pin Description**

#### V<sub>CC</sub>

Supply voltage.

#### GND

Ground.

#### Port 0

2

Port 0 is an 8-bit open drain bidirectional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs.

Port 0 can also be configured to be the multiplexed loworder address/data bus during accesses to external program and data memory. In this mode, P0 has internal pullups. Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. External pullups are required during program verification.

### Port 1

Port 1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current ( $I_{IL}$ ) because of the internal pullups.

Some Port 1 pins provide additional functions. P1.0 and P1.1 can be configured to be the timer/counter 2 external count input (P1.0/T2) and the timer/counter 2 trigger input (P1.1/T2EX), respectively.

### PLCC





# **Pin Description**

Furthermore, P1.4, P1.5, P1.6, and P1.7 can be configured as the SPI slave port select, data input/output and shift clock input/output pins as shown in the following table.

Port Pin	Alternate Functions
P1.0	T2 (external count input to Timer/Counter 2), clock-out
P1.1	T2EX (Timer/Counter 2 capture/reload trigger and direction control)
P1.4	SS (Slave port select input)
P1.5	MOSI (Master data output, slave data input pin for SPI channel)
P1.6	MISO (Master data input, slave data output pin for SPI channel)
P1.7	SCK (Master clock output, slave clock input pin for SPI channel)

Port 1 also receives the low-order address bytes during Flash programming and verification.

### Port 2

Port 2 is an 8-bit bidirectional I/O port with internal pullups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current ( $I_{IL}$ ) because of the internal pullups.

Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pullups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits and some control signals during Flash programming and verification.

### Port 3

4

Port 3 is an 8 bit bidirectional I/O port with internal pullups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current ( $I_{IL}$ ) because of the pullups.

Port 3 also serves the functions of various special features of the AT89LS53, as shown in the following table.

Port 3 also receives some control signals for Flash programming and verification.

Port Pin	Alternate Functions
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	INTO (external interrupt 0)
P3.3	INT1 (external interrupt 1)
P3.4	T0 (timer 0 external input)
P3.5	T1 (timer 1 external input)
P3.6	WR (external data memory write strobe)
P3.7	RD (external data memory read strobe)

### RST

Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device.

### ALE/PROG

Address Latch Enable is an output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during Flash programming.

In normal operation, ALE is emitted at a constant rate of 1/ 6 the oscillator frequency and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external data memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

### PSEN

Program Store Enable is the read strobe to external program memory.

When the AT89LS53 is executing code from external program memory, <u>PSEN</u> is activated twice each machine cycle, except that two <u>PSEN</u> activations are skipped during each access to external data memory.

### EA/V<sub>PP</sub>

External Access Enable.  $\overline{EA}$  must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH. Note, however, that if lock bit 1 is programmed,  $\overline{EA}$  will be internally latched on reset.

 $\overline{\text{EA}}$  should be strapped to V<sub>CC</sub> for internal program executions. This pin also receives the 12-volt programming enable voltage (V<sub>PP</sub>) during Flash programming when 12-volt programming is selected.

### XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

### XTAL2

Output from the inverting oscillator amplifier.

# **Special Function Registers**

A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 1.

Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

0F8H									0FFH
0F0H	B 00000000								0F7H
0E8H									0EFH
0E0H	ACC 00000000								0E7H
0D8H									0DFH
0D0H	PSW 00000000					SPCR 000001XX			0D7H
0C8H	T2CON 00000000	T2MOD XXXXXX00	RCAP2L 00000000	RCAP2H 00000000	TL2 00000000	TH2 00000000			0CFH
0C0H									0C7H
0B8H	IP XX000000								0BFH
0B0H	P3 11111111								0B7H
0A8H	IE 0X000000		SPSR 00XXXXXX						0AFH
0A0H	P2 11111111								0A7H
98H	SCON 00000000	SBUF XXXXXXXX							9FH
90H	P1 11111111						WCON 00000010		97H
88H	TCON 00000000	TMOD 00000000	TL0 00000000	TL1 00000000	TH0 00000000	TH1 00000000			8FH
80H	P0 11111111	SP 00000111	DP0L 00000000	DP0H 00000000	DP1L 00000000	DP1H 00000000	SPDR XXXXXXXX	PCON 0XXX0000	87H

Table 1. AT89LS53 SFR Map and Reset Values



**Dual Data Pointer Registers** To facilitate accessing external data memory, two banks of 16 bit Data Pointer Registers are provided: DP0 at SFR address locations 82H-83H and DP1 at 84H-85H. Bit DPS = 0 in SFR WCON selects DP0 and DPS = 1 selects DP1. The user should always initalize the DPS bit to the appropriate value before accessing the respective Data Pointer register.

**Power Off Flag** The Power Off Flag (POF) is located at bit\_4 (PCON.4) in the PCON SFR. POF is set to "1" during power up. It can be set and reset under software control and is not affected by RESET.

### Table 3. WCON—Watchdog Control Register

Reset Value = 0000 0010B WCON Address = 96H PS2 PS1 PS0 DPS WDTRST WDTEN reserved reserved 6 5 4 3 2 0 Bit 7 1

Symbol	Function
PS2 PS1 PS0	Prescaler Bits for the Watchdog Timer. When all three bits are set to "0", the watchdog timer has a nominal period of 16 ms. When all three bits are set to "1", the nominal period is 2048 ms.
DPS	Data Pointer Register Select. DPS = 0 selects the first bank of Data Pointer Register, DP0, and DPS = 1 selects the second bank, DP1
WDTRST	Watchdog Timer Reset. Each time this bit is set to "1" by user software, a pulse is generated to reset the watchdog timer. The WDTRST bit is then automatically reset to "0" in the next instruction cycle. The WDTRST bit is Write-Only.
WDTEN	Watchdog Timer Enable Bit. WDTEN = 1 enables the watchdog timer and WDTEN = 0 disables the watchdog timer.





### Table 4. SPCR—SPI Control Register

SPCR Address = D5H

Reset Value = 0000 01XXB

	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0
Bit	7	6	5	4	3	2	1	0

Symbol	Function							
SPIE	SPI Interrupt Enable. This bit, in conjunction with the ES bit in the IE register, enables SPI interrupts: SPIE = 1 and ES = 1 enable SPI interrupts. SPIE = 0 disables SPI interrupts.							
SPE	SPI Enable. P1.6, and P1	SPI Enable. SPI = 1 enables the SPI channel and connects $\overline{SS}$ , MOSI, MISO and SCK to pins P1.4, P1.5, P1.6, and P1.7. SPI = 0 disables the SPI channel.						
DORD	Data Order. I	DORD = 1 selects	LSB first data transmission. DORD = 0 selects MSB first data transmission.					
MSTR	Master/Slave Select. MSTR = 1 selects Master SPI mode. MSTR = 0 selects Slave SPI mode.							
CPOL	Clock Polarity. When CPOL = 1, SCK is high when idle. When CPOL = 0, SCK of the master device is low when not transmitting. Please refer to figure on SPI Clock Phase and Polarity Control.							
СРНА	Clock Phase. The CPHA bit together with the CPOL bit controls the clock and data relationship between master and slave. Please refer to figure on SPI Clock Phase and Polarity Control.							
SPR0 SPR1	SPI Clock Ra SPR0 have r follows:	ate Select. These t no effect on the sla	two bits control the SCK rate of the device configured as master. SPR1 and we. The relationship between SCK and the oscillator frequency, $F_{\rm OSC.}$ , is as					
	SPR1	SPR0	SCK = F <sub>OSC.</sub> divided by					
	0	0	4					
	0	1	16					
	1	0	64					
	1	1	128					

## Table 5. SPSR—SPI Status Register

SPSF	Address = A	AH	Reset Va	lue = 00XX X	XXXB				
									-
	SPIF	WCOL	—	—	—	—	—	—	
Bit	7	6	5	4	3	2	1	0	

Symbol	Function
SPIF	SPI Interrupt Flag. When a serial transfer is complete, the SPIF bit is set and an interrupt is generated if SPIE = 1 and ES = 1. The SPIF bit is cleared by reading the SPI status register with SPIF and WCOL bits set, and then accessing the SPI data register.
WCOL	Write Collision Flag. The WCOL bit is set if the SPI data register is written during a data transfer. During data transfer, the result of reading the SPDR register may be incorrect, and writing to it has no effect. The WCOL bit (and the SPIF bit) are cleared by reading the SPI status register with SPIF and WCOL set, and then accessing the SPI data register.

8

#### Table 6. SPDR—SPI Data Register

SPDR Address = 86H							Rese	t Value = unch	nanged
	<b>6007</b>	SBD6	SBD5	80D4	6002	6000		6000	

	SPD7	SPD6	SPD5	SPD4	SPD3	SPD2	SPD1	SPD0
Bit	7	6	5	4	3	2	1	0

## **Data Memory - RAM**

The AT89LS53 implements 256 bytes of RAM. The upper 128 bytes of RAM occupy a parallel space to the Special Function Registers. That means the upper 128 bytes have the same addresses as the SFR space but are physically separate from SFR space.

When an instruction accesses an internal location above address 7FH, the address mode used in the instruction specifies whether the CPU accesses the upper 128 bytes of RAM or the SFR space. Instructions that use direct addressing access SFR space.

For example, the following direct addressing instruction accesses the SFR at location 0A0H (which is P2).

#### MOV 0A0H, #data

Instructions that use indirect addressing access the upper 128 bytes of RAM. For example, the following indirect addressing instruction, where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).

#### MOV @R0, #data

Note that stack operations are examples of indirect addressing, so the upper 128 bytes of data RAM are available as stack space.

## Programmable Watchdog Timer

The programmable Watchdog Timer (WDT) operates from an independent oscillator. The prescaler bits, PS0, PS1 and PS2 in SFR WCON are used to set the period of the Watchdog Timer from 16 ms to 2048 ms. The available timer periods are shown in the following table and the actual timer periods (at  $V_{CC} = 5V$ ) are within ±30% of the nominal.

The WDT is disabled by Power-on Reset and during Power Down. It is enabled by setting the WDTEN bit in SFR WCON (address = 96H). The WDT is reset by setting the WDTRST bit in WCON. When the WDT times out without being reset or disabled, an internal RST pulse is generated to reset the CPU.

 Table 7. Watchdog Timer Period Selection

WDT	Prescaler I		
PS2	2 PS1 PS0		Period (nominal)
0	0	0	16 ms
0	0	1	32 ms
0	1	0	64 ms
0	1	1	128 ms
1	0	0	256 ms
1	0	1	512 ms
1	1	0	1024 ms
1	1	1	2048 ms





## Timer 0 and 1

Timer 0 and Timer 1 in the AT89LS53 operate the same way as Timer 0 and Timer 1 in the AT89C51, AT89C52 and AT89C55. For further information, see the October 1995 Microcontroller Data Book, page 2-45, section titled, "Timer/Counters."

## Timer 2

Timer 2 is a 16 bit Timer/Counter that can operate as either a timer or an event counter. The type of operation is selected by bit  $C/\overline{12}$  in the SFR T2CON (shown in Table 2). Timer 2 has three operating modes: capture, auto-reload (up or down counting), and baud rate generator. The modes are selected by bits in T2CON, as shown in Table 8.

Timer 2 consists of two 8-bit registers, TH2 and TL2. In the Timer function, the TL2 register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

In the Counter function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T2. In this function, the external input is sampled during S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since two machine cycles (24 oscillator periods) are required to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. To ensure that a given level is sampled at least once before it changes, the level should be held for at least one full machine cycle.

### Table 8. Timer 2 Operating Modes

RCLK + TCLK	CP/RL2	TR2	MODE
0	0	1	16-bit Auto-Reload
0	1	1	16-bit Capture
1	х	1	Baud Rate Generator
Х	Х	0	(Off)

### **Capture Mode**

In the capture mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 is a 16 bit timer or counter which upon overflow sets bit TF2 in T2CON. This bit can then be used to generate an interrupt. If EXEN2 = 1, Timer 2 performs the same operation, but a 1-to-0 transition at external input T2EX also causes the current value in TH2 and TL2 to be captured into RCAP2H and RCAP2L, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set. The EXF2 bit, like TF2, can generate an interrupt. The capture mode is illustrated in Figure 1.

## Auto-Reload (Up or Down Counter)

Timer 2 can be programmed to count up or down when configured in its 16 bit auto-reload mode. This feature is invoked by the DCEN (Down Counter Enable) bit located in the SFR T2MOD (see Table 9). Upon reset, the DCEN bit is set to 0 so that timer 2 will default to count up. When DCEN is set, Timer 2 can count up or down, depending on the value of the T2EX pin.



### Figure 1. Timer 2 in Capture Mode

Figure 2 shows Timer 2 automatically counting up when DCEN = 0. In this mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 counts up to 0FFFFH and then sets the TF2 bit upon overflow. The overflow also causes the timer registers to be reloaded with the 16 bit value in RCAP2H and RCAP2L. The values in RCAP2H and RCAP2L are preset by software. If EXEN2 = 1, a 16 bit reload can be triggered either by an overflow or

by a 1-to-0 transition at external input T2EX. This transition also sets the EXF2 bit. Both the TF2 and EXF2 bits can generate an interrupt if enabled.

Setting the DCEN bit enables Timer 2 to count up or down, as shown in Figure 3. In this mode, the T2EX pin controls

the direction of the count. A logic 1 at T2EX makes Timer 2 count up. The timer will overflow at 0FFFFH and set the TF2 bit. This overflow also causes the 16 bit value in RCAP2H and RCAP2L to be reloaded into the timer registers, TH2 and TL2, respectively.

A logic 0 at T2EX makes Timer 2 count down. The timer underflows when TH2 and TL2 equal the values stored in RCAP2H and RCAP2L. The underflow sets the TF2 bit and causes 0FFFFH to be reloaded into the timer registers.

The EXF2 bit toggles whenever Timer 2 overflows or underflows and can be used as a 17th bit of resolution. In this operating mode, EXF2 does not flag an interrupt.



### Figure 2. Timer 2 in Auto Reload Mode (DCEN = 0)

|--|

T2MOD Address = 0C9H							Reset Valu	e = XXXX XX	(00B
Not Bit Addressable									
	_	_	_	_	_	_	T2OE	DCEN	1
Bit	7	6	5	4	3	2	1	0	

Symbol	Function
—	Not implemented, reserved for future use.
T2OE	Timer 2 Output Enable bit.
DCEN	When set, this bit allows Timer 2 to be configured as an up/down counter.





Figure 3. Timer 2 Auto Reload Mode (DCEN = 1)



Figure 4. Timer 2 in Baud Rate Generator Mode



12 **AT89LS53** 

### **Baud Rate Generator**

Timer 2 is selected as the baud rate generator by setting TCLK and/or RCLK in T2CON (Table 2). Note that the baud rates for transmit and receive can be different if Timer 2 is used for the receiver or transmitter and Timer 1 is used for the other function. Setting RCLK and/or TCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 4.

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16 bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate according to the following equation.

Modes 1 and 3 Baud Rates = 
$$\frac{\text{Timer 2 Overflow Rate}}{16}$$

The Timer can be configured for either timer or counter operation. In most applications, it is configured for timer operation (CP/T2 = 0). The timer operation is different for Timer 2 when it is used as a baud rate generator. Normally, as a timer, it increments every machine cycle (at 1/12 the oscillator frequency). As a baud rate generator, however, it increments every state time (at 1/2 the oscillator frequency). The baud rate formula is given below.

Modes 1 and 3_	Oscillator Frequency
Baud Rate	$\overline{32 \times [65536 - (RCAP2H, RCAP2L)]}$

where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16 bit unsigned integer.

Timer 2 as a baud rate generator is shown in Figure 4. This figure is valid only if RCLK or TCLK = 1 in T2CON. Note that a rollover in TH2 does not set TF2 and will not generate an interrupt. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus when Timer 2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt.

Note that when Timer 2 is running (TR2 = 1) as a timer in the baud rate generator mode, TH2 or TL2 should not be read from or written to. Under these conditions, the Timer is incremented every state time, and the results of a read or write may not be accurate. The RCAP2 registers may be read but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.



#### Figure 5. Timer 2 in Clock-Out Mode



### **Programmable Clock Out**

A 50% duty cycle clock can be programmed to come out on P1.0, as shown in Figure 5. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed to input the external clock for Timer/Counter 2 or to output a 50% duty cycle clock ranging from 61 Hz to 3 MHz at a 12 MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit  $C/\overline{T2}$  (T2CON.1) must be cleared and bit T2OE (T2MOD.1) must be set. Bit TR2 (T2CON.2) starts and stops the timer.

The clock-out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L), as shown in the following equation.

Clock-Out Frequency=  $\frac{\text{Oscillator Frequency}}{4 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]}$ 

In the clock-out mode, Timer 2 rollovers will not generate an interrupt. This behavior is similar to when Timer 2 is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and clock-out frequencies cannot be determined independently from one another since they both use RCAP2H and RCAP2L.

## UART

The UART in the AT89LS53 operates the same way as the UART in the AT89C51, AT89C52 and AT89C55. For further information, see the October 1995 Atmel Microcontroller Data Book, page 2-49, section titled, "Serial Interface."

# **Serial Peripheral Interface**

The serial peripheral interface (SPI) allows high-speed synchronous data transfer between the AT89LS53 and peripheral devices or between several AT89LS53 devices. The AT89LS53 SPI features include the following:

- Full-Duplex, 3-Wire Synchronous Data Transfer
- Master or Slave Operation
- 1.5-MHz Bit Frequency (max.)
- LSB First or MSB First Data Transfer
- Four Programmable Bit Rates
- End of Transmission Interrupt Flag
- Write Collision Flag Protection
- Wakeup from Idle Mode (Slave Mode Only)



#### Figure 6. SPI Block Diagram

14



### Figure 9. SPI Transfer Format with CPHA = 1



\*Not defined but normally LSB of previously transmitted character

## Interrupts

The AT89LS53 has a total of six interrupt vectors: two external interrupts (INTO and INT1), three timer interrupts (Timers 0, 1, and 2), and the serial port interrupt. These interrupts are all shown in Figure 10.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once.

Note that Table 10 shows that bit position IE.6 is unimplemented. In the AT89C51 and AT89LV51, bit position IE.5 is also unimplemented. User software should not write 1s to



Symbol	Position	Function				
EA	IE.7	Disables all interrupts. If $EA = 0$ , no interrupt is acknowledged. If $EA = 1$ , each interrupt source is individually enabled or disabled by setting or clearing its enable bit.				
_	IE.6	Reserved.				
ET2	IE.5	Timer 2 interrupt enable bit.				
ES	IE.4	SPI and UART interrupt enable bit.				
ET1	IE.3	Timer 1 interrupt enable bit.				
EX1	IE.2	External interrupt 1 enable bit.				
ET0	IE.1	Timer 0 interrupt enable bit.				
EX0	IE.0	External interrupt 0 enable bit.				
User software should never write 1s to unimplemented bits, because they may be used in future AT89 products.						

Table 10. Interrupt Enable (IE) Register

these bit positions, since they may be used in future AT89 products.

Timer 2 interrupt is generated by the logical OR of bits TF2 and EXF2 in register T2CON. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine may have to determine whether it was TF2 or EXF2 that generated the interrupt, and that bit will have to be cleared in software.

The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle. However, the Timer 2 flag, TF2, is set at S2P2 and is polled in the same cycle in which the timer overflows.

#### Figure 10. Interrupt Sources



AT89LS53



## **Serial Programming Algorithm**

To program and verify the AT89LS53 in the serial programming mode, the following sequence is recommended:

1. Power-up sequence:

Apply power between  $V_{CC}$  and GND pins.

Set RST pin to "H".

If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 12 MHz clock to XTAL1 pin and wait for at least 10 milliseconds.

- Enable serial programming by sending the Programming Enable serial instruction to pin MOSI/ P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be less than the CPU clock at XTAL1 divided by 40.
- 3. The Code array is programmed one byte at a time by supplying the address and data together with the appropriate Write instruction. The selected memory location is first automatically erased before new data is written. The write cycle is self-timed and typically takes less than 2.5 ms at 5V and less than 10 ms at 2.7V.

- 4. Any memory location can be verified by using the Read instruction which returns the content at the selected address at serial output MISO/P1.6.
- 5. At the end of a programming session, RST can be set low to commence normal operation.

Power-off sequence (if needed):

Set XTAL1 to "L" (if a crystal is not used). Set RST to "L".

Turn V<sub>CC</sub> power off.

### **Serial Programming Instruction**

The Instruction Set for Serial Programming follows a 3-byte protocol and is shown in the following table:

	Input Format			
Instruction	Byte 1	Byte 2	Byte 3	Operation
Programming Enable	1010 1100	0101 0011	XXXX XXXX	Enable serial programming interface after RST goes high.
Chip Erase	1010 1100	xxxx x100	XXXX XXXX	Chip erase the 12K memory array.
Read Code Memory	1038 801 409 824 409 824 409 824	low addr	XXXX XXXX	Read data from Code memory array at the selected address. The 6 MSBs of the first byte are the high order address bits. The low order address bits are in the second byte. Data are available at pin MISO during the third byte.
Write Code Memory	A12 A90 A138 A90 A112 A90 A138 A90 A138 A90 A138 A90 A138 A90 A138 A90 A138 A90 A137 A90 A137 A90 A137 A137 A137 A137 A137 A137 A137 A137	low addr	data in	Write data to Code memory location at selected address. The address bits are the 6 MSBs of the first byte together with the second byte.
Write Lock Bits	1010 1100	画品留x x111	XXXX XXXX	Write lock bits. Set LB1, LB2 or LB3 = "0" to program lock bits.

Instruction Set

Notes: 1. DATA polling is used to indicate the end of a write cycle which typically takes less than 10 ms at 2.7V.

2. "x" = don't care.

# Flash Parallel Programming Modes"h" = weakly pulled "High" internally.

Mode	RST	PSEN	ALE/PROG	EA/V <sub>PP</sub>	P2.6	P2.7	P3.6	P3.7	Data I/O P0.7:0	Address P2.5:0 P1.7:0
Serial Prog. Modes	Н	h <sup>()</sup>	h <sup>()</sup>	x						
Chip Erase	н	L	(2) 	12V	Н	L	L	L	х	х
Write (12K bytes) Memory	Н	L	$\sim$	12V	L	н	н	н	DIN	ADDR
Read (12K bytes) Memory	Н	L	Н	12V	L	L	н	н	DOUT	ADDR
Write Lock Bits:	Н	L		12V	н	L	н	L	DIN	х
Bit - 1									P0.7 = 0	х
Bit - 2									P0.6 = 0	х
Bit - 3									P0.5 = 0	х
Read Lock Bits:	н	L	Н	12V	н	н	L	L	DOUT	Х
Bit - 1									@P0.2	х
Bit - 2									@P0.1	х
Bit - 3									@P0.0	х
Read Atmel Code	н	L	Н	12V	L	L	L	L	DOUT	30H
Read Device Code	н	L	Н	12V	L	L	L	L	DOUT	31H
Serial Prog. Enable	н	L	(2) 	12V	L	н	L	н	P0.0 = 0	х
Serial Prog. Disable	Н	L	(2) \	12V	L	н	L	Н	P0.0 = 1	x
Read Serial Prog. Fuse	Н	L	Н	12V	Н	Н	L	Н	@P0.0	Х

1. Chip Erase and Serial Programming Fuse require a 10-ms PROG pulse. Chip Erase needs to be performed first before reprogramming any byte with a content other than FFH.

2. P3.4 is pulled Low during programming to indicate RDY/BSY.

3. "X" = don't care



# Flash Programming and Verification Characteristics - Parallel Mode

 $T_{A}$  = 0°C to 70°C,  $V_{CC}$  = 5.0V  $\pm$  10%

Symbol	Parameter	Min	Max	Units
V <sub>PP</sub>	Programming Enable Voltage	11.5	12.5	V
I <sub>PP</sub>	Programming Enable Current		1.0	mA
1/t <sub>CLCL</sub>	Oscillator Frequency	3	12	MHz
t <sub>AVGL</sub>	Address Setup to PROG Low	48t <sub>CLCL</sub>		
t <sub>GHAX</sub>	Address Hold After PROG	48t <sub>CLCL</sub>		
t <sub>DVGL</sub>	Data Setup to PROG Low	48t <sub>CLCL</sub>		
t <sub>GHDX</sub>	Data Hold After PROG	48t <sub>CLCL</sub>		
t <sub>EHSH</sub>	P2.7 (ENABLE) High to V <sub>PP</sub>	48t <sub>CLCL</sub>		
t <sub>SHGL</sub>	V <sub>PP</sub> Setup to PROG Low	10		μS
t <sub>GLGH</sub>	PROG Width	1	110	μS
t <sub>AVQV</sub>	Address to Data Valid		48t <sub>CLCL</sub>	
t <sub>ELQV</sub>	ENABLE Low to Data Valid		48t <sub>CLCL</sub>	
t <sub>EHQZ</sub>	Data Float After ENABLE	0	48t <sub>CLCL</sub>	
t <sub>GHBL</sub>	PROG High to BUSY Low		1.0	μS
t <sub>WC</sub>	Byte Write Cycle Time		2.0	ms







# Flash Programming and Verification Waveforms - Parallel Mode

## **Serial Downloading Waveforms**

SERIAL CLOCK INPUT	Т
SCK/P1.7	
SERIAL DATA INPUT	7 6 5 4 3 2 1 0
MOSI/P1.5	MSB
SERIAL DATA OUTPU	т
MISO/P1.6	MSB

# **Absolute Maximum Ratings\***

Operating Temperature55°C to +125°C	
Storage Temperature65°C to +150°C	
Voltage on Any Pin with Respect to Ground1.0V to +7.0V	
Maximum Operating Voltage6.6V	
DC Output Current15.0 mA	

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **DC Characteristics**

The values shown in this table are valid for  $T_A = -40^{\circ}$ C to 85°C and  $V_{CC} = 2.7$ V to 6.0V, unless otherwise noted.

Symbol	Parameter	Condition	Min	Мах	Units
V <sub>IL</sub>	Input Low Voltage	(Except EA)	-0.5	0.2 V <sub>CC</sub> - 0.1	V
V <sub>IL1</sub>	Input Low Voltage (EA)		-0.5	0.2 V <sub>CC</sub> - 0.3	V
V <sub>IH</sub>	Input High Voltage	(Except XTAL1, RST)	0.2 V <sub>CC</sub> + 0.9	V <sub>CC</sub> + 0.5	V
V <sub>IH1</sub>	Input High Voltage	(XTAL1, RST)	0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage <sup>(1)</sup> (Ports 1,2,3)	I <sub>OL</sub> = 1.6 mA		0.5	V
V <sub>OL1</sub>	Output Low Voltage <sup>(1)</sup> (Port 0, ALE, PSEN)	I <sub>OL</sub> = 3.2 mA		0.5	V
V <sub>OH</sub>	Output High Voltage (Ports 1,2,3, ALE, PSEN)	$I_{OH}$ = -60 $\mu\text{A},V_{CC}$ = 5V $\pm$ 10%	2.4		V
		I <sub>OH</sub> = -25 μA	0.75 V <sub>CC</sub>		V
		I <sub>OH</sub> = -10 μA	0.9 V <sub>CC</sub>		V
V <sub>OH1</sub>	Output High Voltage (Port 0 in External Bus Mode)	$I_{OH}$ = -800 $\mu\text{A},V_{CC}$ = 5V $\pm$ 10%	2.4		V
		I <sub>OH</sub> = -300 μA	0.75 V <sub>CC</sub>		V
		I <sub>OH</sub> = -80 μA	0.9 V <sub>CC</sub>		V
IIL	Logical 0 Input Current (Ports 1,2,3)	V <sub>IN</sub> = 0.45V		-50	μA
I <sub>TL</sub>	Logical 1 to 0 Transition Current (Ports 1,2,3)	V <sub>IN</sub> = 2V		-650	μA
ILI	Input Le <u>akag</u> e Current (Port 0, EA)	0.45 < V <sub>IN</sub> < V <sub>CC</sub>		±10	μA
RRST	Reset Pulldown Resistor		50	300	KΩ
C <sub>IO</sub>	Pin Capacitance	Test Freq. = 1 MHz, T <sub>A</sub> = 25°C		10	pF
I <sub>CC</sub>	Power Supply Current	Active Mode, 12 MHz		25	mA
		Idle Mode, 12 MHz		6.5	mA
	Power Down Mode <sup>(2)</sup>	$V_{CC} = 6V$		100	μA
		$V_{CC} = 3V$		40	μA

Notes: 1. Under steady state (non-transient) conditions,  $I_{OL}$  must be externally limited as follows: Maximum  $I_{OL}$  per port pin: 10 mA Maximum  $I_{OL}$  per 8-bit port: Port 0: 26 mA Ports 1,2, 3: 15 mA Maximum total  $I_{OL}$  for all output pins: 71 mA If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

2. Minimum  $V_{\text{CC}}$  for Power Down is 2V















# **Packaging Information**

### 44A – TQFP



AT89LS53 🕳

32



### 40P6 - PDIP

