




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                     |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                              |
| Core Processor             | ARM® Cortex®-M0                                                                                                                                                     |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                  |
| Speed                      | 48MHz                                                                                                                                                               |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART                                                                                          |
| Peripherals                | Brown-out Detect/Reset, CapSense, LCD, LVD, POR, PWM, WDT                                                                                                           |
| Number of I/O              | 24                                                                                                                                                                  |
| Program Memory Size        | 16KB (16K x 8)                                                                                                                                                      |
| Program Memory Type        | FLASH                                                                                                                                                               |
| EEPROM Size                | -                                                                                                                                                                   |
| RAM Size                   | 4K x 8                                                                                                                                                              |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 5.5V                                                                                                                                                        |
| Data Converters            | A/D 8x12b SAR; D/A 2xIDAC                                                                                                                                           |
| Oscillator Type            | Internal                                                                                                                                                            |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                   |
| Mounting Type              | Surface Mount                                                                                                                                                       |
| Package / Case             | 28-SSOP (0.209", 5.30mm Width)                                                                                                                                      |
| Supplier Device Package    | 28-SSOP                                                                                                                                                             |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4244pvi-442">https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4244pvi-442</a> |

## More Information

Cypress provides a wealth of data at [www.cypress.com](http://www.cypress.com) to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article [KBA86521](#), [How to Design with PSoC 3](#), [PSoC 4](#), and [PSoC 5LP](#). Following is an abbreviated list for PSoC 4:

- Overview: [PSoC Portfolio](#), [PSoC Roadmap](#)
- Product Selectors: [PSoC 1](#), [PSoC 3](#), [PSoC 4](#), [PSoC 5LP](#)  
In addition, PSoC Creator includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 4 are:
  - [AN79953](#): Getting Started With PSoC 4
  - [AN88619](#): PSoC 4 Hardware Design Considerations
  - [AN86439](#): Using PSoC 4 GPIO Pins
  - [AN57821](#): Mixed Signal Circuit Board Layout
  - [AN81623](#): Digital Design Best Practices
  - [AN73854](#): Introduction To Bootloaders
  - [AN89610](#): ARM Cortex Code Optimization
  - [AN90071](#): CY8CMBRxxx CapSense Design Guide

- Technical Reference Manual (TRM) is in two documents:
  - [Architecture TRM](#) details each PSoC 4 functional block.
  - [Registers TRM](#) describes each of the PSoC 4 registers.
- Development Kits:
  - [CY8CKIT-042](#), PSoC 4 Pioneer Kit, is an easy-to-use and inexpensive development platform. This kit includes connectors for Arduino™ compatible shields and Digilent® Pmod™ daughter cards.
  - [CY8CKIT-049](#) is a very low-cost prototyping platform. It is a low-cost alternative to sampling PSoC 4 devices.
  - [CY8CKIT-001](#) is a common development platform for any one of the PSoC 1, PSoC 3, PSoC 4, or PSoC 5LP families of devices.


The [MiniProg3](#) device provides an interface for flash programming and debug.


## PSoC Creator

[PSoC Creator](#) is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the [list of component datasheets](#). With PSoC Creator, you can:

1. Drag and drop component icons to build your hardware system design in the main design workspace
2. Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
3. Configure components using the configuration tools
4. Explore the library of 100+ components
5. Review component datasheets

**Figure 1. Multiple-Sensor Example Project in PSoC Creator**



**Figure 2. Block Diagram**


The PSoC 4200 devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial\_Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4200 devices. The SWD interface is fully compatible with industry-standard third-party tools. With the ability to disable debug features, with very robust flash protection, and allowing customer-proprietary functionality to be implemented in on-chip programmable blocks, the

PSoC 4200 family provides a level of security not possible with multi-chip application solutions or with microcontrollers.

The debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, PSoC 4200 with device security enabled may not be returned for failure analysis. This is a trade-off the PSoC 4200 allows the customer to make.

### Two Opamps (CTBm Block)

PSoC 4200 has two opamps with Comparator modes which allow most common analog functions to be performed on-chip eliminating external components; PGAs, voltage buffers, filters, trans-impedance amplifiers, and other functions can be realized with external passives saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the S/H circuit of the ADC without requiring external buffering.

### Temperature Sensor

PSoC 4200 has one on-chip temperature sensor. This consists of a diode, which is biased by a current source that can be disabled to save power. The temperature sensor is connected to the ADC, which digitizes the reading and produces a temperature value using Cypress supplied software that includes calibration and linearization.

### Low-power Comparators


PSoC 4200 has a pair of low-power comparators, which can also operate in the Deep Sleep and Hibernate modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode (Hibernate) where the system wake-up circuit is activated by a comparator switch event.

## Programmable Digital

### Universal Digital Blocks (UDBs) and Port Interfaces

PSoC 4200 has four UDBs; the UDB array also provides a switched Digital System Interconnect (DSI) fabric that allows signals from peripherals and ports to be routed to and through the UDBs for communication and control. The UDB array is shown in the following figure.

**Figure 5. UDB Array**




UDBs can be clocked from a clock divider block, from a port interface (required for peripherals such as SPI), and from the DSI network directly or after synchronization.

A port interface is defined, which acts as a register that can be clocked with the same source as the PLDs inside the UDB array. This allows faster operation because the inputs and outputs can be registered at the port interface close to the I/O pins and at the edge of the array. The port interface registers can be clocked by one of the I/Os from the same port. This allows interfaces such as SPI to operate at higher clock speeds by eliminating the delay for the port input to be routed over DSI and used to register other inputs (see Figure 6).

The UDBs can generate interrupts (one UDB at a time) to the interrupt controller. The UDBs retain the ability to connect to any pin on the chip through the DSI.

**Figure 6. Port Interface**



## Pinouts

The following is the pin-list for the PSoC 4200 (44-TQFP, 40-QFN, 28-SSOP, and 48-TQFP). Port 2 comprises of the high-speed Analog inputs for the SAR Mux. P1.7 is the optional external input and bypass for the SAR reference. Ports 3 and 4 contain the Digital Communication channels. All pins support CSD CapSense and Analog Mux Bus connections.

| 44-TQFP |      | 40-QFN |      | 28-SSOP |      | 48-TQFP |      | Alternate Functions for Pins |             |                 |                 |                    | Pin Description                              |
|---------|------|--------|------|---------|------|---------|------|------------------------------|-------------|-----------------|-----------------|--------------------|----------------------------------------------|
| Pin     | Name | Pin    | Name | Pin     | Name | Pin     | Name | Analog                       | Alt 1       | Alt 2           | Alt 3           | Alt 4              |                                              |
| 1       | VSS  | –      | –    | –       | –    | –       | –    | –                            | –           | –               | –               | –                  | Ground                                       |
| 2       | P2.0 | 1      | P2.0 | –       | –    | 2       | P2.0 | sarmux.0                     | –           | –               | –               | –                  | Port 2 Pin 0: gpio, lcd, csd, sarmux         |
| 3       | P2.1 | 2      | P2.1 | –       | –    | 3       | P2.1 | sarmux.1                     | –           | –               | –               | –                  | Port 2 Pin 1: gpio, lcd, csd, sarmux         |
| 4       | P2.2 | 3      | P2.2 | 5       | P2.2 | 4       | P2.2 | sarmux.2                     | –           | –               | –               | –                  | Port 2 Pin 2: gpio, lcd, csd, sarmux         |
| 5       | P2.3 | 4      | P2.3 | 6       | P2.3 | 5       | P2.3 | sarmux.3                     | –           | –               | –               | –                  | Port 2 Pin 3: gpio, lcd, csd, sarmux         |
| 6       | P2.4 | 5      | P2.4 | 7       | P2.4 | 6       | P2.4 | sarmux.4                     | tcpwm0_p[1] | –               | –               | –                  | Port 2 Pin 4: gpio, lcd, csd, sarmux, pwm    |
| 7       | P2.5 | 6      | P2.5 | 8       | P2.5 | 7       | P2.5 | sarmux.5                     | tcpwm0_n[1] | –               | –               | –                  | Port 2 Pin 5: gpio, lcd, csd, sarmux, pwm    |
| 8       | P2.6 | 7      | P2.6 | 9       | P2.6 | 8       | P2.6 | sarmux.6                     | tcpwm1_p[1] | –               | –               | –                  | Port 2 Pin 6: gpio, lcd, csd, sarmux, pwm    |
| 9       | P2.7 | 8      | P2.7 | 10      | P2.7 | 9       | P2.7 | sarmux.7                     | tcpwm1_n[1] | –               | –               | –                  | Port 2 Pin 7: gpio, lcd, csd, sarmux, pwm    |
| 10      | VSS  | 9      | VSS  | –       | –    | –       | –    | –                            | –           | –               | –               | –                  | Ground                                       |
| –       | –    | –      | –    | –       | –    | 10      | NC   | –                            | –           | –               | –               | –                  | No Connect                                   |
| –       | –    | –      | –    | –       | –    | 11      | NC   | –                            | –           | –               | –               | –                  | No Connect                                   |
| 11      | P3.0 | 10     | P3.0 | 11      | P3.0 | 12      | P3.0 | –                            | tcpwm0_p[0] | scb1_uart_rx[0] | scb1_i2c_scl[0] | scb1_spi_mosi[0]   | Port 3 Pin 0: gpio, lcd, csd, pwm, scb1      |
| 12      | P3.1 | 11     | P3.1 | 12      | P3.1 | 13      | P3.1 | –                            | tcpwm0_n[0] | scb1_uart_tx[0] | scb1_i2c_sda[0] | scb1_spi_miso[0]   | Port 3 Pin 1: gpio, lcd, csd, pwm, scb1      |
| 13      | P3.2 | 12     | P3.2 | 13      | P3.2 | 14      | P3.2 | –                            | tcpwm1_p[0] | –               | swd_io[0]       | scb1_spi_clk[0]    | Port 3 Pin 2: gpio, lcd, csd, pwm, scb1, swd |
| –       | –    | –      | –    | –       | –    | 15      | VSSD | –                            | –           | –               | –               | –                  | Ground                                       |
| 14      | P3.3 | 13     | P3.3 | 14      | P3.3 | 16      | P3.3 | –                            | tcpwm1_n[0] | –               | swd_clk[0]      | scb1_spi_ssel_0[0] | Port 3 Pin 3: gpio, lcd, csd, pwm, scb1, swd |
| 15      | P3.4 | 14     | P3.4 | –       | –    | 17      | P3.4 | –                            | tcpwm2_p[0] | –               | –               | scb1_spi_ssel_1    | Port 3 Pin 4: gpio, lcd, csd, pwm, scb1      |
| 16      | P3.5 | 15     | P3.5 | –       | –    | 18      | P3.5 | –                            | tcpwm2_n[0] | –               | –               | scb1_spi_ssel_2    | Port 3 Pin 5: gpio, lcd, csd, pwm, scb1      |
| 17      | P3.6 | 16     | P3.6 | –       | –    | 19      | P3.6 | –                            | tcpwm3_p[0] | –               | swd_io[1]       | scb1_spi_ssel_3    | Port 3 Pin 6: gpio, lcd, csd, pwm, scb1, swd |
| 18      | P3.7 | 17     | P3.7 | –       | –    | 20      | P3.7 | –                            | tcpwm3_n[0] | –               | swd_clk[1]      | –                  | Port 3 Pin 7: gpio, lcd, csd, pwm, swd       |
| 19      | VDDD | –      | –    | –       | –    | 21      | VDDD | –                            | –           | –               | –               | –                  | Digital Supply, 1.8 - 5.5V                   |
| 20      | P4.0 | 18     | P4.0 | 15      | P4.0 | 22      | P4.0 | –                            | –           | scb0_uart_rx    | scb0_i2c_scl    | scb0_spi_mosi      | Port 4 Pin 0: gpio, lcd, csd, scb0           |
| 21      | P4.1 | 19     | P4.1 | 16      | P4.1 | 23      | P4.1 | –                            | –           | scb0_uart_tx    | scb0_i2c_sda    | scb0_spi_miso      | Port 4 Pin 1: gpio, lcd, csd, scb0           |
| 22      | P4.2 | 20     | P4.2 | 17      | P4.2 | 24      | P4.2 | csd_c_mod                    | –           | –               | –               | scb0_spi_clk       | Port 4 Pin 2: gpio, lcd, csd, scb0           |
| 23      | P4.3 | 21     | P4.3 | 18      | P4.3 | 25      | P4.3 | csd_c_sh_tank                | –           | –               | –               | scb0_spi_ssel_0    | Port 4 Pin 3: gpio, lcd, csd, scb0           |
| –       | –    | –      | –    | –       | –    | 26      | NC   | –                            | –           | –               | –               | –                  | No Connect                                   |
| –       | –    | –      | –    | –       | –    | 27      | NC   | –                            | –           | –               | –               | –                  | No Connect                                   |

The following is the pin-list for the PSoC 4200 (35-WLCSP).

| 35-Ball CSP |      | Alternate Functions for Pins |             |                 |                 |                    | Pin Description                              |
|-------------|------|------------------------------|-------------|-----------------|-----------------|--------------------|----------------------------------------------|
| Pin         | Name | Analog                       | Alt 1       | Alt 2           | Alt 3           | Alt 4              |                                              |
| D3          | P2.2 | sarmux.2                     | –           | –               | –               | –                  | Port 2 Pin 2: gpio, lcd, csd, sarmux         |
| E4          | P2.3 | sarmux.3                     | –           | –               | –               | –                  | Port 2 Pin 3: gpio, lcd, csd, sarmux         |
| E5          | P2.4 | sarmux.4                     | tcpwm0_p[1] | –               | –               | –                  | Port 2 Pin 4: gpio, lcd, csd, sarmux, pwm    |
| E6          | P2.5 | sarmux.5                     | tcpwm0_n[1] | –               | –               | –                  | Port 2 Pin 5: gpio, lcd, csd, sarmux, pwm    |
| E3          | P2.6 | sarmux.6                     | tcpwm1_p[1] | –               | –               | –                  | Port 2 Pin 6: gpio, lcd, csd, sarmux, pwm    |
| E2          | P2.7 | sarmux.7                     | tcpwm1_n[1] | –               | –               | –                  | Port 2 Pin 7: gpio, lcd, csd, sarmux, pwm    |
| E1          | P3.0 | –                            | tcpwm0_p[0] | scb1_uart_rx[0] | scb1_i2c_scl[0] | scb1_spi_mosi[0]   | Port 3 Pin 0: gpio, lcd, csd, pwm, scb1      |
| D2          | P3.1 | –                            | tcpwm0_n[0] | scb1_uart_tx[0] | scb1_i2c_sda[0] | scb1_spi_miso[0]   | Port 3 Pin 1: gpio, lcd, csd, pwm, scb1      |
| D1          | P3.2 | –                            | tcpwm1_p[0] | –               | swd_io[0]       | scb1_spi_clk[0]    | Port 3 Pin 2: gpio, lcd, csd, pwm, scb1, swd |
| B7          | VSS  | –                            | –           | –               | –               | –                  | Ground                                       |
| C1          | P3.3 | –                            | tcpwm1_n[0] | –               | swd_clk[0]      | scb1_spi_ssel_0[0] | Port 3 Pin 3: gpio, lcd, csd, pwm, scb1, swd |
| C2          | P3.4 | –                            | tcpwm2_p[0] | –               | –               | scb1_spi_ssel_1    | Port 3 Pin 4: gpio, lcd, csd, pwm, scb1      |
| B1          | P4.0 | –                            | –           | scb0_uart_rx    | scb0_i2c_scl    | scb0_spi_mosi      | Port 4 Pin 0: gpio, lcd, csd, scb0           |
| B2          | P4.1 | –                            | –           | scb0_uart_tx    | scb0_i2c_sda    | scb0_spi_miso      | Port 4 Pin 1: gpio, lcd, csd, scb0           |
| A2          | P4.2 | csd_c_mod                    | –           | –               | –               | scb0_spi_clk       | Port 4 Pin 2: gpio, lcd, csd, scb0           |
| A1          | P4.3 | csd_c_sh_tank                | –           | –               | –               | scb0_spi_ssel_0    | Port 4 Pin 3: gpio, lcd, csd, scb0           |
| C3          | P0.0 | comp1_inp                    | –           | –               | –               | scb0_spi_ssel_1    | Port 0 Pin 0: gpio, lcd, csd, scb0, comp     |
| A5          | P0.1 | comp1_inn                    | –           | –               | –               | scb0_spi_ssel_2    | Port 0 Pin 1: gpio, lcd, csd, scb0, comp     |
| A4          | P0.2 | comp2_inp                    | –           | –               | –               | scb0_spi_ssel_3    | Port 0 Pin 2: gpio, lcd, csd, scb0, comp     |
| A3          | P0.3 | comp2_inn                    | –           | –               | –               | –                  | Port 0 Pin 3: gpio, lcd, csd, comp           |
| B3          | P0.4 | –                            | –           | scb1_uart_rx[1] | scb1_i2c_scl[1] | scb1_spi_mosi[1]   | Port 0 Pin 4: gpio, lcd, csd, scb1           |
| A6          | P0.5 | –                            | –           | scb1_uart_tx[1] | scb1_i2c_sda[1] | scb1_spi_miso[1]   | Port 0 Pin 5: gpio, lcd, csd, scb1           |
| B4          | P0.6 | –                            | ext_clk     | –               | –               | scb1_spi_clk[1]    | Port 0 Pin 6: gpio, lcd, csd, scb1, ext_clk  |
| B5          | P0.7 | –                            | –           | –               | wakeup          | scb1_spi_ssel_0[1] | Port 0 Pin 7: gpio, lcd, csd, scb1, wakeup   |
| B6          | XRES | –                            | –           | –               | –               | –                  | Chip reset, active low                       |
| A7          | VCCD | –                            | –           | –               | –               | –                  | Regulated supply, connect to 1µF cap or 1.8V |
| C7          | VDD  | –                            | –           | –               | –               | –                  | Supply, 1.8 - 5.5V                           |
| C4          | P1.0 | ctb.0a0.inp                  | tcpwm2_p[1] | –               | –               | –                  | Port 1 Pin 0: gpio, lcd, csd, ctb, pwm       |
| C5          | P1.1 | ctb.0a0.inm                  | tcpwm2_n[1] | –               | –               | –                  | Port 1 Pin 1: gpio, lcd, csd, ctb, pwm       |
| C6          | P1.2 | ctb.0a0.out                  | tcpwm3_p[1] | –               | –               | –                  | Port 1 Pin 2: gpio, lcd, csd, ctb, pwm       |

| 35-Ball CSP |               | Alternate Functions for Pins |             |       |       |       | Pin Description                        |
|-------------|---------------|------------------------------|-------------|-------|-------|-------|----------------------------------------|
| Pin         | Name          | Analog                       | Alt 1       | Alt 2 | Alt 3 | Alt 4 |                                        |
| D7          | P1.3          | ctb.oa1.out                  | tcpwm3_n[1] | –     | –     | –     | Port 1 Pin 3: gpio, lcd, csd, ctb, pwm |
| D4          | P1.4          | ctb.oa1.inm                  | –           | –     | –     | –     | Port 1 Pin 4: gpio, lcd, csd, ctb      |
| D5          | P1.5          | ctb.oa1.inp                  | –           | –     | –     | –     | Port 1 Pin 5: gpio, lcd, csd, ctb      |
| D6          | P1.6          | ctb.oa0.inp_alt              | –           | –     | –     | –     | Port 1 Pin 6: gpio, lcd, csd           |
| E7          | P1.7/VR<br>EF | ctb.oa1.inp_alt<br>ext_vref  | –           | –     | –     | –     | Port 1 Pin 7: gpio, lcd, csd, ext_ref  |

**Descriptions of the Pin functions are as follows:**

**VDDD:** Power supply for both analog and digital sections (where there is no  $V_{DDA}$  pin).

**VDDA:** Analog  $V_{DD}$  pin where package pins allow; shorted to  $V_{DDD}$  otherwise.

**VSSA:** Analog ground pin where package pins allow; shorted to VSS otherwise


**VSS:** Ground pin.

**VCCD:** Regulated Digital supply (1.8 V  $\pm 5\%$ ).


Port Pins can all be used as LCD Commons, LCD Segment drivers, or CSD sense and shield pins can be connected to AMUXBUS A or B or can all be used as GPIO pins that can be driven by firmware or DSI signals.

The following packages are supported: 48-pin TQFP, 44-pin TQFP, 40-pin QFN, and 28-pin SSOP.

**Figure 7. 48-Pin TQFP Pinout**




**Figure 8. 44-pin TQFP Part Pinout**




**Note** It is good practice to check the datasheets for your bypass capacitors, specifically the working voltage and the DC bias specifications. With some capacitors, the actual capacitance can decrease considerably when the DC bias ( $V_{DDA}$ ,  $V_{DDD}$ , or  $V_{CCD}$ )

is a significant percentage of the rated working voltage.  $V_{DDA}$  must be equal to or higher than the  $V_{DDD}$  supply when powering up.

**Figure 15. 40-pin QFN Example**



**Figure 16. 28-SSOP Example**



### Regulated External Supply

In this mode, PSoC 4200 is powered by an external power supply that must be within the range of 1.71 V to 1.89 V ( $1.8 \pm 5\%$ ); note that this range needs to include power supply ripple too. In this mode,  $V_{CCD}$ ,  $V_{DDA}$ , and  $V_{DDD}$  pins are all shorted together and bypassed. The internal regulator is disabled in firmware.

## Electrical Specifications

### Absolute Maximum Ratings

**Table 1. Absolute Maximum Ratings**<sup>[1]</sup>

| Spec ID# | Parameter                   | Description                                                                                                       | Min  | Typ | Max                  | Units | Details/Conditions                     |
|----------|-----------------------------|-------------------------------------------------------------------------------------------------------------------|------|-----|----------------------|-------|----------------------------------------|
| SID1     | V <sub>DDD_ABS</sub>        | Digital supply relative to V <sub>SSD</sub>                                                                       | −0.5 | –   | 6                    | V     | Absolute max                           |
| SID2     | V <sub>CCD_ABS</sub>        | Direct digital core voltage input relative to V <sub>SSD</sub>                                                    | −0.5 | –   | 1.95                 | V     | Absolute max                           |
| SID3     | V <sub>GPIO_ABS</sub>       | GPIO voltage                                                                                                      | −0.5 | –   | V <sub>DD</sub> +0.5 | V     | Absolute max                           |
| SID4     | I <sub>GPIO_ABS</sub>       | Maximum current per GPIO                                                                                          | −25  | –   | 25                   | mA    | Absolute max                           |
| SID5     | I <sub>GPIO_injection</sub> | GPIO injection current, Max for V <sub>IH</sub> > V <sub>DD</sub> , and Min for V <sub>IL</sub> < V <sub>SS</sub> | −0.5 | –   | 0.5                  | mA    | Absolute max, current injected per pin |
| BID44    | ESD_HBM                     | Electrostatic discharge human body model                                                                          | 2200 | –   | –                    | V     |                                        |
| BID45    | ESD_CDM                     | Electrostatic discharge charged device model                                                                      | 500  | –   | –                    | V     |                                        |
| BID46    | LU                          | Pin current for latch-up                                                                                          | −200 | –   | 200                  | mA    |                                        |

### Device Level Specifications

All specifications are valid for −40 °C ≤ TA ≤ 105 °C and TJ ≤ 125 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

**Table 2. DC Specifications**

| Spec ID#                                                                                                | Parameter        | Description                                                                         | Min  | Typ  | Max  | Units | Details/Conditions               |
|---------------------------------------------------------------------------------------------------------|------------------|-------------------------------------------------------------------------------------|------|------|------|-------|----------------------------------|
| SID53                                                                                                   | V <sub>DD</sub>  | Power Supply Input Voltage (V <sub>DDA</sub> = V <sub>DDD</sub> = V <sub>DD</sub> ) | 1.8  | –    | 5.5  | V     | With regulator enabled           |
| SID255                                                                                                  | V <sub>DDD</sub> | Power Supply Input Voltage unregulated                                              | 1.71 | 1.8  | 1.89 | V     | Internally unregulated supply    |
| SID54                                                                                                   | V <sub>CCD</sub> | Output voltage (for core logic)                                                     | –    | 1.8  | –    | V     |                                  |
| SID55                                                                                                   | CEFC             | External Regulator voltage bypass                                                   | 1    | 1.3  | 1.6  | μF    | X5R ceramic or better            |
| SID56                                                                                                   | CEXC             | Power supply decoupling capacitor                                                   | –    | 1    | –    | μF    | X5R ceramic or better            |
| <b>Active Mode, V<sub>DD</sub> = 1.71 V to 5.5 V. Typical Values measured at V<sub>DD</sub> = 3.3 V</b> |                  |                                                                                     |      |      |      |       |                                  |
| SID9                                                                                                    | IDD4             | Execute from Flash; CPU at 6 MHz                                                    | –    | –    | 2.8  | mA    |                                  |
| SID10                                                                                                   | IDD5             | Execute from Flash; CPU at 6 MHz                                                    | –    | 2.2  | –    | mA    | T = 25 °C                        |
| SID12                                                                                                   | IDD7             | Execute from Flash; CPU at 12 MHz,                                                  | –    | –    | 4.2  | mA    |                                  |
| SID13                                                                                                   | IDD8             | Execute from Flash; CPU at 12 MHz                                                   | –    | 3.7  | –    | mA    | T = 25 °C                        |
| SID16                                                                                                   | IDD11            | Execute from Flash; CPU at 24 MHz                                                   | –    | 6.7  | –    | mA    | T = 25 °C                        |
| SID17                                                                                                   | IDD12            | Execute from Flash; CPU at 24 MHz                                                   | –    | –    | 7.2  | mA    |                                  |
| SID19                                                                                                   | IDD14            | Execute from Flash; CPU at 48 MHz                                                   | –    | 12.8 | –    | mA    | T = 25 °C                        |
| SID20                                                                                                   | IDD15            | Execute from Flash; CPU at 48 MHz                                                   | –    | –    | 13.8 | mA    |                                  |
| <b>Sleep Mode, V<sub>DD</sub> = 1.7 V to 5.5 V</b>                                                      |                  |                                                                                     |      |      |      |       |                                  |
| SID25                                                                                                   | IDD20            | I <sup>2</sup> C wakeup, WDT, and Comparators on. 6 MHz.                            | –    | 1.3  | 1.8  | mA    | V <sub>DD</sub> = 1.71 to 5.5 V. |
| SID25A                                                                                                  | IDD20A           | I <sup>2</sup> C wakeup, WDT, and Comparators on. 12 MHz                            | –    | 1.7  | 2.2  | mA    | V <sub>DD</sub> = 1.71 to 5.5 V. |

#### Note

- Usage above the absolute maximum conditions listed in Table 1 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.

**Table 5. GPIO AC Specifications**

(Guaranteed by Characterization)

| Spec ID# | Parameter     | Description                                                     | Min | Typ | Max  | Units | Details/<br>Conditions               |
|----------|---------------|-----------------------------------------------------------------|-----|-----|------|-------|--------------------------------------|
| SID70    | $T_{RISEF}$   | Rise time in fast strong mode                                   | 2   | –   | 12   | ns    | 3.3-V $V_{DD}$ ,<br>Clload = 25 pF   |
| SID71    | $T_{FALLF}$   | Fall time in fast strong mode                                   | 2   | –   | 12   | ns    | 3.3-V $V_{DD}$ ,<br>Clload = 25 pF   |
| SID72    | $T_{RISES}$   | Rise time in slow strong mode                                   | 10  | –   | 60   | ns    | 3.3-V $V_{DD}$ ,<br>Clload = 25 pF   |
| SID73    | $T_{FALLS}$   | Fall time in slow strong mode                                   | 10  | –   | 60   | ns    | 3.3-V $V_{DD}$ ,<br>Clload = 25 pF   |
| SID74    | $F_{GPIOUT1}$ | GPIO Fout; 3.3 V $\leq V_{DD} \leq 5.5$ V. Fast strong mode.    | –   | –   | 33   | MHz   | 90/10%, 25-pF load, 60/40 duty cycle |
| SID75    | $F_{GPIOUT2}$ | GPIO Fout; 1.7 V $\leq V_{DD} \leq 3.3$ V. Fast strong mode.    | –   | –   | 16.7 | MHz   | 90/10%, 25-pF load, 60/40 duty cycle |
| SID76    | $F_{GPIOUT3}$ | GPIO Fout; 3.3 V $\leq V_{DD} \leq 5.5$ V. Slow strong mode.    | –   | –   | 7    | MHz   | 90/10%, 25-pF load, 60/40 duty cycle |
| SID245   | $F_{GPIOUT4}$ | GPIO Fout; 1.7 V $\leq V_{DD} \leq 3.3$ V. Slow strong mode.    | –   | –   | 3.5  | MHz   | 90/10%, 25-pF load, 60/40 duty cycle |
| SID246   | $F_{GPIOIN}$  | GPIO input operating frequency; 1.71 V $\leq V_{DD} \leq 5.5$ V | –   | –   | 48   | MHz   | 90/10% $V_{IO}$                      |

XRES

**Table 6. XRES DC Specifications**

| Spec ID# | Parameter     | Description                                         | Min                 | Typ | Max                 | Units      | Details/<br>Conditions         |
|----------|---------------|-----------------------------------------------------|---------------------|-----|---------------------|------------|--------------------------------|
| SID77    | $V_{IH}$      | Input voltage high threshold                        | $0.7 \times V_{DD}$ | –   | –                   | V          | CMOS input                     |
| SID78    | $V_{IL}$      | Input voltage low threshold                         | –                   | –   | $0.3 \times V_{DD}$ | V          | CMOS input                     |
| SID79    | $R_{PULLUP}$  | Pull-up resistor                                    | 3.5                 | 5.6 | 8.5                 | k $\Omega$ |                                |
| SID80    | $C_{IN}$      | Input capacitance                                   | –                   | 3   | –                   | pF         |                                |
| SID81    | $V_{HYSXRES}$ | Input voltage hysteresis                            | –                   | 100 | –                   | mV         | Guaranteed by characterization |
| SID82    | $I_{DIODE}$   | Current through protection diode to $V_{DD}/V_{SS}$ | –                   | –   | 100                 | $\mu$ A    | Guaranteed by characterization |

**Table 7. XRES AC Specifications**

| Spec ID# | Parameter        | Description       | Min | Typ | Max | Units   | Details/<br>Conditions         |
|----------|------------------|-------------------|-----|-----|-----|---------|--------------------------------|
| SID83    | $T_{RESETWIDTH}$ | Reset pulse width | 1   | –   | –   | $\mu$ s | Guaranteed by characterization |

**Table 8. Opamp Specifications**

(Guaranteed by Characterization) (continued)

| Spec ID# | Parameter            | Description                                            | Min | Typ  | Max | Units  | Details/<br>Conditions |
|----------|----------------------|--------------------------------------------------------|-----|------|-----|--------|------------------------|
| SID296   | V <sub>N4</sub>      | Input referred, 100kHz, power = high                   | –   | 15   | –   | nV/rHz |                        |
| SID297   | Cload                | Stable up to maximum load. Performance specs at 50 pF. | –   | –    | 125 | pF     |                        |
| SID298   | Slew_rate            | Cload = 50 pF, Power = High, V <sub>DDA</sub> ≥ 2.7 V  | 6   | –    | –   | V/μs   |                        |
| SID299   | T <sub>op_wake</sub> | From disable to enable, no external RC dominating      | –   | 300  | –   | μs     |                        |
| SID299A  | OL_GAIN              | Open Loop Gain                                         | –   | 90   | –   | dB     | Guaranteed by design   |
|          | Comp_mode            | Comparator mode; 50 mV drive, Trise = Tfall (approx.)  | –   | –    | –   |        |                        |
| SID300   | T <sub>PD1</sub>     | Response time; power = high                            | –   | 150  | –   | ns     |                        |
| SID301   | T <sub>PD2</sub>     | Response time; power = medium                          | –   | 400  | –   | ns     |                        |
| SID302   | T <sub>PD3</sub>     | Response time; power = low                             | –   | 2000 | –   | ns     |                        |
| SID303   | Vhyst_op             | Hysteresis                                             | –   | 10   | –   | mV     |                        |

Comparatorr

**Table 9. Comparator DC Specifications**

| Spec ID# | Parameter            | Description                                                                                                                      | Min | Typ | Max                     | Units | Details/<br>Conditions                                   |
|----------|----------------------|----------------------------------------------------------------------------------------------------------------------------------|-----|-----|-------------------------|-------|----------------------------------------------------------|
| SID85    | V <sub>OFFSET2</sub> | Input offset voltage, Common Mode voltage range from 0 to V <sub>DD</sub> -1                                                     | –   | –   | ±4                      | mV    |                                                          |
| SID85A   | V <sub>OFFSET3</sub> | Input offset voltage. Ultra low-power mode (V <sub>DDD</sub> ≥ 2.2 V for Temp < 0 °C, V <sub>DDD</sub> ≥ 1.8 V for Temp > 0 °C)  | –   | ±12 | –                       | mV    |                                                          |
| SID86    | V <sub>HYST</sub>    | Hysteresis when enabled, Common Mode voltage range from 0 to V <sub>DD</sub> -1.                                                 | –   | 10  | 35                      | mV    | Guaranteed by characterization                           |
| SID87    | V <sub>ICM1</sub>    | Input common mode voltage in normal mode                                                                                         | 0   | –   | V <sub>DDD</sub> – 0.1  | V     | Modes 1 and 2.                                           |
| SID247   | V <sub>ICM2</sub>    | Input common mode voltage in low power mode (V <sub>DDD</sub> ≥ 2.2 V for Temp < 0 °C, V <sub>DDD</sub> ≥ 1.8 V for Temp > 0 °C) | 0   | –   | V <sub>DDD</sub>        | V     |                                                          |
| SID247A  | V <sub>ICM3</sub>    | Input common mode voltage in ultra low power mode                                                                                | 0   | –   | V <sub>DDD</sub> – 1.15 | V     |                                                          |
| SID88    | CMRR                 | Common mode rejection ratio                                                                                                      | 50  | –   | –                       | dB    | V <sub>DDD</sub> ≥ 2.7 V. Guaranteed by characterization |
| SID88A   | CMRR                 | Common mode rejection ratio                                                                                                      | 42  | –   | –                       | dB    | V <sub>DDD</sub> < 2.7 V. Guaranteed by characterization |
| SID89    | I <sub>CMP1</sub>    | Block current, normal mode                                                                                                       | –   | –   | 400                     | μA    | Guaranteed by characterization                           |
| SID248   | I <sub>CMP2</sub>    | Block current, low power mode                                                                                                    | –   | –   | 100                     | μA    | Guaranteed by characterization                           |
| SID259   | I <sub>CMP3</sub>    | Block current, ultra low power mode (V <sub>DDD</sub> ≥ 2.2 V for Temp < 0 °C, V <sub>DDD</sub> ≥ 1.8 V for Temp > 0 °C)         | –   | 6   | 28                      | μA    | Guaranteed by characterization                           |

**Table 9. Comparator DC Specifications** (continued)

| Spec ID# | Parameter        | Description                      | Min | Typ | Max | Units | Details/Conditions             |
|----------|------------------|----------------------------------|-----|-----|-----|-------|--------------------------------|
| SID90    | Z <sub>CMP</sub> | DC input impedance of comparator | 35  | –   | –   | MΩ    | Guaranteed by characterization |

**Table 10. Comparator AC Specifications**

(Guaranteed by Characterization)

| Spec ID# | Parameter          | Description                                                                                                            | Min | Typ | Max | Units | Details/Conditions |
|----------|--------------------|------------------------------------------------------------------------------------------------------------------------|-----|-----|-----|-------|--------------------|
| SID91    | T <sub>RESP1</sub> | Response time, normal mode                                                                                             | –   | –   | 110 | ns    | 50-mV overdrive    |
| SID258   | T <sub>RESP2</sub> | Response time, low power mode                                                                                          | –   | –   | 200 | ns    | 50-mV overdrive    |
| SID92    | T <sub>RESP3</sub> | Response time, ultra low power mode (V <sub>DD</sub> ≥ 2.2 V for Temp < 0 °C, V <sub>DD</sub> ≥ 1.8 V for Temp > 0 °C) | –   | –   | 15  | μs    | 200-mV overdrive   |

#### Temperature Sensor

**Table 11. Temperature Sensor Specifications**

| Spec ID# | Parameter            | Description                 | Min | Typ | Max | Units | Details/Conditions |
|----------|----------------------|-----------------------------|-----|-----|-----|-------|--------------------|
| SID93    | T <sub>SENSACC</sub> | Temperature sensor accuracy | –5  | ±1  | +5  | °C    | –40 to +85 °C      |

#### SAR ADC

**Table 12. SAR ADC DC Specifications**

| Spec ID# | Parameter | Description                        | Min             | Typ | Max              | Units | Details/Conditions                                                  |
|----------|-----------|------------------------------------|-----------------|-----|------------------|-------|---------------------------------------------------------------------|
| SID94    | A_RES     | Resolution                         | –               | –   | 12               | bits  |                                                                     |
| SID95    | A_CHNIS_S | Number of channels - single ended  | –               | –   | 8                |       | 8 full speed                                                        |
| SID96    | A-CHNKS_D | Number of channels - differential  | –               | –   | 4                |       | Diff inputs use neighboring I/O                                     |
| SID97    | A-MONO    | Monotonicity                       | –               | –   | –                |       | Yes. Based on characterization                                      |
| SID98    | A_GAINERR | Gain error                         | –               | –   | ±0.1             | %     | With external reference. Guaranteed by characterization             |
| SID99    | A_OFFSET  | Input offset voltage               | –               | –   | 2                | mV    | Measured with 1-V V <sub>REF</sub> . Guaranteed by characterization |
| SID100   | A_ISAR    | Current consumption                | –               | –   | 1                | mA    |                                                                     |
| SID101   | A_VINS    | Input voltage range - single ended | V <sub>SS</sub> | –   | V <sub>DDA</sub> | V     | Based on device characterization                                    |
| SID102   | A_VIND    | Input voltage range - differential | V <sub>SS</sub> | –   | V <sub>DDA</sub> | V     | Based on device characterization                                    |
| SID103   | A_INRES   | Input resistance                   | –               | –   | 2.2              | KΩ    | Based on device characterization                                    |
| SID104   | A_INCAP   | Input capacitance                  | –               | –   | 10               | pF    | Based on device characterization                                    |
| SID106   | A_PSR     | Power supply rejection ratio       | 70              | –   | –                | dB    |                                                                     |
| SID107   | A_CMRR    | Common mode rejection ratio        | 66              | –   | –                | dB    | Measured at 1 V                                                     |

## System Resources

Power-on-Reset (POR) with Brown Out

**Table 28. Imprecise Power On Reset (IPOR)**

| Spec ID | Parameter             | Description          | Min  | Typ | Max  | Units | Details/Conditions             |
|---------|-----------------------|----------------------|------|-----|------|-------|--------------------------------|
| SID185  | V <sub>RISEIPOR</sub> | Rising trip voltage  | 0.80 | –   | 1.45 | V     | Guaranteed by characterization |
| SID186  | V <sub>FALLIPOR</sub> | Falling trip voltage | 0.75 | –   | 1.4  | V     | Guaranteed by characterization |
| SID187  | V <sub>IPORHYST</sub> | Hysteresis           | 15   | –   | 200  | mV    | Guaranteed by characterization |

**Table 29. Precise Power On Reset (POR)**

| Spec ID | Parameter              | Description                                | Min  | Typ | Max | Units  | Details/Conditions                                                                       |
|---------|------------------------|--------------------------------------------|------|-----|-----|--------|------------------------------------------------------------------------------------------|
| SID190  | V <sub>FALLPPOR</sub>  | BOD trip voltage in active and sleep modes | 1.64 | –   | –   | V      | Full functionality between 1.71 V and BOD trip voltage is guaranteed by characterization |
| SID192  | V <sub>FALLDPSLP</sub> | BOD trip voltage in Deep Sleep             | 1.4  | –   | –   | V      | Guaranteed by characterization                                                           |
| BID55   | Svdd                   | Maximum power supply ramp rate             | –    | –   | 67  | kV/sec |                                                                                          |

Voltage Monitors

**Table 30. Voltage Monitors DC Specifications**

| Spec ID | Parameter          | Description              | Min  | Typ  | Max  | Units | Details/Conditions             |
|---------|--------------------|--------------------------|------|------|------|-------|--------------------------------|
| SID195  | V <sub>LVI1</sub>  | LVI_A/D_SEL[3:0] = 0000b | 1.71 | 1.75 | 1.79 | V     |                                |
| SID196  | V <sub>LVI2</sub>  | LVI_A/D_SEL[3:0] = 0001b | 1.76 | 1.80 | 1.85 | V     |                                |
| SID197  | V <sub>LVI3</sub>  | LVI_A/D_SEL[3:0] = 0010b | 1.85 | 1.90 | 1.95 | V     |                                |
| SID198  | V <sub>LVI4</sub>  | LVI_A/D_SEL[3:0] = 0011b | 1.95 | 2.00 | 2.05 | V     |                                |
| SID199  | V <sub>LVI5</sub>  | LVI_A/D_SEL[3:0] = 0100b | 2.05 | 2.10 | 2.15 | V     |                                |
| SID200  | V <sub>LVI6</sub>  | LVI_A/D_SEL[3:0] = 0101b | 2.15 | 2.20 | 2.26 | V     |                                |
| SID201  | V <sub>LVI7</sub>  | LVI_A/D_SEL[3:0] = 0110b | 2.24 | 2.30 | 2.36 | V     |                                |
| SID202  | V <sub>LVI8</sub>  | LVI_A/D_SEL[3:0] = 0111b | 2.34 | 2.40 | 2.46 | V     |                                |
| SID203  | V <sub>LVI9</sub>  | LVI_A/D_SEL[3:0] = 1000b | 2.44 | 2.50 | 2.56 | V     |                                |
| SID204  | V <sub>LVI10</sub> | LVI_A/D_SEL[3:0] = 1001b | 2.54 | 2.60 | 2.67 | V     |                                |
| SID205  | V <sub>LVI11</sub> | LVI_A/D_SEL[3:0] = 1010b | 2.63 | 2.70 | 2.77 | V     |                                |
| SID206  | V <sub>LVI12</sub> | LVI_A/D_SEL[3:0] = 1011b | 2.73 | 2.80 | 2.87 | V     |                                |
| SID207  | V <sub>LVI13</sub> | LVI_A/D_SEL[3:0] = 1100b | 2.83 | 2.90 | 2.97 | V     |                                |
| SID208  | V <sub>LVI14</sub> | LVI_A/D_SEL[3:0] = 1101b | 2.93 | 3.00 | 3.08 | V     |                                |
| SID209  | V <sub>LVI15</sub> | LVI_A/D_SEL[3:0] = 1110b | 3.12 | 3.20 | 3.28 | V     |                                |
| SID210  | V <sub>LVI16</sub> | LVI_A/D_SEL[3:0] = 1111b | 4.39 | 4.50 | 4.61 | V     |                                |
| SID211  | LVI_IDD            | Block current            | –    | –    | 100  | μA    | Guaranteed by characterization |

**Table 31. Voltage Monitors AC Specifications**

| Spec ID | Parameter            | Description               | Min | Typ | Max | Units | Details/Conditions             |
|---------|----------------------|---------------------------|-----|-----|-----|-------|--------------------------------|
| SID212  | T <sub>MONTRIP</sub> | Voltage monitor trip time | –   | –   | 1   | μs    | Guaranteed by characterization |

**Table 36. ILO AC Specifications**

| Spec ID | Parameter              | Description              | Min | Typ | Max | Units | Details/Conditions                                    |
|---------|------------------------|--------------------------|-----|-----|-----|-------|-------------------------------------------------------|
| SID234  | T <sub>STARTILO1</sub> | ILO startup time         | –   | –   | 2   | ms    | Guaranteed by characterization                        |
| SID236  | T <sub>ILODUTY</sub>   | ILO duty cycle           | 40  | 50  | 60  | %     | Guaranteed by characterization                        |
| SID237  | F <sub>ILOTRIM1</sub>  | 32 kHz trimmed frequency | 15  | 32  | 50  | kHz   | Max ILO frequency is 70 kHz if T <sub>A</sub> > 85 °C |

**Table 37. External Clock Specifications**

| Spec ID | Parameter  | Description                               | Min | Typ | Max | Units | Details/Conditions             |
|---------|------------|-------------------------------------------|-----|-----|-----|-------|--------------------------------|
| SID305  | ExtClkFreq | External Clock input Frequency            | 0   | –   | 48  | MHz   | Guaranteed by characterization |
| SID306  | ExtClkDuty | Duty cycle; Measured at V <sub>DD/2</sub> | 45  | –   | 55  | %     | Guaranteed by characterization |

**Table 38. UDB AC Specifications**

(Guaranteed by Characterization)

| Spec ID                            | Parameter                 | Description                                         | Min | Typ | Max | Units | Details/Conditions |
|------------------------------------|---------------------------|-----------------------------------------------------|-----|-----|-----|-------|--------------------|
| <b>Datapath performance</b>        |                           |                                                     |     |     |     |       |                    |
| SID249                             | F <sub>MAX-TIMER</sub>    | Max frequency of 16-bit timer in a UDB pair         | –   | –   | 48  | MHz   |                    |
| SID250                             | F <sub>MAX-ADDER</sub>    | Max frequency of 16-bit adder in a UDB pair         | –   | –   | 48  | MHz   |                    |
| SID251                             | F <sub>MAX_CRC</sub>      | Max frequency of 16-bit CRC/PRS in a UDB pair       | –   | –   | 48  | MHz   |                    |
| <b>PLD Performance in UDB</b>      |                           |                                                     |     |     |     |       |                    |
| SID252                             | F <sub>MAX_PLD</sub>      | Max frequency of 2-pass PLD function in a UDB pair  | –   | –   | 48  | MHz   |                    |
| <b>Clock to Output Performance</b> |                           |                                                     |     |     |     |       |                    |
| SID253                             | T <sub>CLK_OUT_UBD1</sub> | Prop. delay for clock in to data out at 25 °C, Typ. | –   | 15  | –   | ns    |                    |
| SID254                             | T <sub>CLK_OUT_UBD2</sub> | Prop. delay for clock in to data out, Worst case.   | –   | 25  | –   | ns    |                    |

## Ordering Information

The PSoC 4200 part numbers and features are listed in the following table.

**Table 41. PSoC 4200 Family Ordering Information**

| Family | MPN                | Features            |            |           |     |               |          |                  |                |                |              |            |      | Package |          |        |         |         |
|--------|--------------------|---------------------|------------|-----------|-----|---------------|----------|------------------|----------------|----------------|--------------|------------|------|---------|----------|--------|---------|---------|
|        |                    | Max CPU Speed (MHz) | Flash (KB) | SRAM (KB) | UDB | Op-amp (CTBm) | CapSense | Direct LCD Drive | 12-bit SAR ADC | LP Comparators | TCPWM Blocks | SCB Blocks | GPIO | 28-SSOP | 35-WLCSP | 40-QFN | 44-TQFP | 48-TQFP |
| 4200   | CY8C4244PVI-432    | 48                  | 16         | 4         | 2   | 1             | -        | -                | 1 Msps         | 2              | 4            | 2          | 24   | √       |          |        |         |         |
|        | CY8C4244PVI-442    | 48                  | 16         | 4         | 2   | 1             | √        | √                | 1 Msps         | 2              | 4            | 2          | 24   | √       |          |        |         |         |
|        | CY8C4244PVQ-432    | 48                  | 16         | 4         | 2   | 1             | -        | -                | 1 Msps         | 2              | 4            | 2          | 24   | √       |          |        |         |         |
|        | CY8C4244PVQ-442    | 48                  | 16         | 4         | 2   | 1             | √        | √                | 1 Msps         | 2              | 4            | 2          | 24   | √       |          |        |         |         |
|        | CY8C4244FNI-443    | 48                  | 16         | 4         | 2   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 31   |         | √        |        |         |         |
|        | CY8C4244LQI-443    | 48                  | 16         | 4         | 2   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 34   |         |          | √      |         |         |
|        | CY8C4244AXI-443    | 48                  | 16         | 4         | 2   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 36   |         |          |        | √       |         |
|        | CY8C4244LQQ-443    | 48                  | 16         | 4         | 2   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 34   |         |          | √      |         |         |
|        | CY8C4244AXQ-443    | 48                  | 16         | 4         | 2   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 36   |         |          |        | √       |         |
|        | CY8C4244AZI-443    | 48                  | 16         | 4         | 2   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 36   |         |          |        |         | √       |
|        | CY8C4245AXI-473    | 48                  | 32         | 4         | 4   | 2             | -        | -                | 1 Msps         | 2              | 4            | 2          | 36   |         |          |        | √       |         |
|        | CY8C4245AXQ-473    | 48                  | 32         | 4         | 4   | 2             | -        | -                | 1 Msps         | 2              | 4            | 2          | 36   |         |          |        | √       |         |
|        | CY8C4245AZI-473    | 48                  | 32         | 4         | 4   | 2             | -        | -                | 1 Msps         | 2              | 4            | 2          | 36   |         |          |        |         | √       |
|        | CY8C4245PVI-482    | 48                  | 32         | 4         | 4   | 1             | √        | √                | 1 Msps         | 2              | 4            | 2          | 24   | √       |          |        |         |         |
|        | CY8C4245PVQ-482    | 48                  | 32         | 4         | 4   | 1             | √        | √                | 1 Msps         | 2              | 4            | 2          | 24   | √       |          |        |         |         |
|        | CY8C4245FNI-483(T) | 48                  | 32         | 4         | 4   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 31   |         | √        |        |         |         |
|        | CY8C4245LQI-483    | 48                  | 32         | 4         | 4   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 34   |         |          | √      |         |         |
|        | CY8C4245AXI-483    | 48                  | 32         | 4         | 4   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 36   |         |          |        | √       |         |
|        | CY8C4245LQQ-483    | 48                  | 32         | 4         | 4   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 34   |         |          | √      |         |         |
|        | CY8C4245AXQ-483    | 48                  | 32         | 4         | 4   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 36   |         |          |        | √       |         |
|        | CY8C4245AZI-483    | 48                  | 32         | 4         | 4   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 36   |         |          |        |         | √       |

## Packaging

**Table 42. Package Characteristics**

| Parameter       | Description                           | Conditions | Min | Typ   | Max | Units   |
|-----------------|---------------------------------------|------------|-----|-------|-----|---------|
| T <sub>A</sub>  | Operating ambient temperature         |            | –40 | 25.00 | 105 | °C      |
| T <sub>J</sub>  | Operating junction temperature        |            | –40 | –     | 125 | °C      |
| T <sub>JA</sub> | Package $\theta_{JA}$ (28-pin SSOP)   |            | –   | 66.58 | –   | °C/Watt |
| T <sub>JA</sub> | Package $\theta_{JA}$ (35-ball WLCSP) |            | –   | 28.00 | –   | °C/Watt |
| T <sub>JA</sub> | Package $\theta_{JA}$ (40-pin QFN)    |            | –   | 15.34 | –   | °C/Watt |
| T <sub>JA</sub> | Package $\theta_{JA}$ (44-pin TQFP)   |            | –   | 57.16 | –   | °C/Watt |
| T <sub>JA</sub> | Package $\theta_{JA}$ (48-pin TQFP)   |            | –   | 67.30 | –   | °C/Watt |
| T <sub>JC</sub> | Package $\theta_{JC}$ (28-pin SSOP)   |            | –   | 26.28 | –   | °C/Watt |
| T <sub>JC</sub> | Package $\theta_{JC}$ (35-ball WLCSP) |            | –   | 00.40 | –   | °C/Watt |
| T <sub>JC</sub> | Package $\theta_{JC}$ (40-pin QFN)    |            | –   | 2.50  | –   | °C/Watt |
| T <sub>JC</sub> | Package $\theta_{JC}$ (44-pin TQFP)   |            | –   | 17.47 | –   | °C/Watt |
| T <sub>JC</sub> | Package $\theta_{JC}$ (48-pin TQFP)   |            | –   | 27.60 | –   | °C/Watt |



**Table 43. Solder Reflow Peak Temperature**

| Package       | Maximum Peak Temperature | Maximum Time at Peak Temperature |
|---------------|--------------------------|----------------------------------|
| 28-pin SSOP   | 260 °C                   | 30 seconds                       |
| 35-ball WLCSP | 260 °C                   | 30 seconds                       |
| 40-pin QFN    | 260 °C                   | 30 seconds                       |
| 44-pin TQFP   | 260 °C                   | 30 seconds                       |
| 48-pin TQFP   | 260 °C                   | 30 seconds                       |

**Table 44. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2**

| Package       | MSL   |
|---------------|-------|
| 28-pin SSOP   | MSL 3 |
| 35-ball WLCSP | MSL 3 |
| 40-pin QFN    | MSL 3 |
| 44-pin TQFP   | MSL 3 |
| 48-pin TQFP   | MSL 3 |


PSoC 4 CAB Libraries with Schematics Symbols and PCB Footprints are on the Cypress web site at [http://www.cypress.com/cad-resources/psoc-4-cad-libraries?source=search&cat=technical\\_documents](http://www.cypress.com/cad-resources/psoc-4-cad-libraries?source=search&cat=technical_documents).

**Figure 17. 28-pin (210-mil) SSOP Package Outline**

**Figure 18. 35-ball WLCSP Package Outline**

**NOTES:**


1. REFERENCE JEDEC PUBLICATION 95, DESIGN GUIDE 4.18
2. ALL DIMENSIONS ARE IN MILLIMETERS

001-93741 \*\*

**Figure 21. 48-Pin TQFP Package Outline**



DIMENSIONS ARE IN MILLIMETERS



51-85135 °C

## Document Conventions

### Units of Measure

**Table 46. Units of Measure**

| Symbol | Unit of Measure        |
|--------|------------------------|
| °C     | degrees Celsius        |
| dB     | decibel                |
| fF     | femto farad            |
| Hz     | hertz                  |
| KB     | 1024 bytes             |
| kbps   | kilobits per second    |
| Khr    | kilohour               |
| kHz    | kilohertz              |
| kΩ     | kilo ohm               |
| ksps   | kilosamples per second |
| LSB    | least significant bit  |
| Mbps   | megabits per second    |
| MHz    | megahertz              |
| MΩ     | mega-ohm               |
| Msps   | megasamples per second |
| μA     | microampere            |
| μF     | microfarad             |
| μH     | microhenry             |
| μs     | microsecond            |
| μV     | microvolt              |
| μW     | microwatt              |
| mA     | milliampere            |
| ms     | millisecond            |
| mV     | millivolt              |
| nA     | nanoampere             |
| ns     | nanosecond             |
| nV     | nanovolt               |
| Ω      | ohm                    |
| pF     | picofarad              |
| ppm    | parts per million      |
| ps     | picosecond             |
| s      | second                 |
| sps    | samples per second     |
| sqrtHz | square root of hertz   |
| V      | volt                   |

## Revision History

| Description Title: PSoC® 4: PSoC 4200 Family Datasheet Programmable System-on-Chip (PSoC®)<br>Document Number: 001-87197 |         |                 |                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|--------------------------------------------------------------------------------------------------------------------------|---------|-----------------|-----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Revision                                                                                                                 | ECN     | Orig. of Change | Submission Date | Description of Change                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| *B                                                                                                                       | 4108562 | WKA             | 08/29/2013      | Added clarifying note about the XRES pin in the <a href="#">Reset</a> section.<br>Updated <a href="#">UDB Array</a> diagram.<br>Added a link reference to the PSoC 4 TRM.<br>Updated the footnote in <a href="#">Absolute Maximum Ratings</a> .<br>Updated Sleep Mode IDD specs in <a href="#">DC Specifications</a> .<br>Updated <a href="#">Comparator DC Specifications</a><br>Updated <a href="#">SAR ADC AC Specifications</a><br>Updated <a href="#">LCD Direct Drive DC Specifications</a><br>Updated the number of GPIOs in <a href="#">Ordering Information</a> .                                                                                                                                                                                                                                     |
| *C                                                                                                                       | 4568937 | MKEA/<br>WKA    | 11/19/2014      | Added <a href="#">More Information</a> and <a href="#">PSoC Creator</a> sections.<br>Added 48-pin TQFP pin and package details.<br>Added SID308A spec details.<br>Updated <a href="#">Ordering Information</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| *D                                                                                                                       | 4617283 | WKA             | 01/08/2015      | Corrected typo in the ordering information table.<br>Updated 28-pin SSOP package diagram.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| *E                                                                                                                       | 4643655 | WKA             | 04/29/2015      | Added 35 WLCSP pinout and package detail information.<br>Updated CSD specifications.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| *F                                                                                                                       | 5287114 | WKA             | 06/09/2016      | Added reference to AN90071 in the <a href="#">More Information</a> section.<br>Updated <a href="#">Flash</a> section with details of flash protection modes.<br>Added notes in the <a href="#">Pinouts</a> section.<br>Updated 40-pin QFN and 28-pin SSOP pin diagrams.<br>Added <a href="#">PSoC 4 Power Supply</a> diagram.<br>Updated the Bypass Capacitors column in the Power Supply table.<br>Updated values for SID32, SID34, SID38, SID269, SID270, SID271.<br>Added SID299A.<br>Updated Comparator Specifications.<br>Updated TCPWM Specifications.<br>Updated values for SID149, SID160, SID171.<br>Updated Conditions for SID190.<br>Added BID55.<br>Removed Conditions for SID237.<br>Added reference to PSoC 4 CAB Libraries with Schematics Symbols and PCB Footprints in the Packaging section. |
| *G                                                                                                                       | 5327384 | WKA             | 06/28/2016      | Removed capacitor connection for Pin 15 in Figure 13.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| *H                                                                                                                       | 5702140 | GNKK            | 04/19/2017      | Updated the Cypress logo and copyright information.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |