



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                     |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                              |
| Core Processor             | ARM® Cortex®-M0                                                                                                                                                     |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                  |
| Speed                      | 48MHz                                                                                                                                                               |
| Connectivity               | I <sup>2</sup> C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART                                                                                          |
| Peripherals                | Brown-out Detect/Reset, LVD, POR, PWM, WDT                                                                                                                          |
| Number of I/O              | 36                                                                                                                                                                  |
| Program Memory Size        | 32KB (32K x 8)                                                                                                                                                      |
| Program Memory Type        | FLASH                                                                                                                                                               |
| EEPROM Size                | -                                                                                                                                                                   |
| RAM Size                   | 4K x 8                                                                                                                                                              |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 5.5V                                                                                                                                                        |
| Data Converters            | A/D 8x12b SAR; D/A 2xIDAC                                                                                                                                           |
| Oscillator Type            | Internal                                                                                                                                                            |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                   |
| Mounting Type              | Surface Mount                                                                                                                                                       |
| Package / Case             | 44-LQFP                                                                                                                                                             |
| Supplier Device Package    | 44-TQFP (10x10)                                                                                                                                                     |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4245axi-473">https://www.e-xfl.com/product-detail/infineon-technologies/cy8c4245axi-473</a> |

## More Information

Cypress provides a wealth of data at [www.cypress.com](http://www.cypress.com) to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article [KBA86521](#), [How to Design with PSoC 3](#), [PSoC 4](#), and [PSoC 5LP](#). Following is an abbreviated list for PSoC 4:

- Overview: [PSoC Portfolio](#), [PSoC Roadmap](#)
- Product Selectors: [PSoC 1](#), [PSoC 3](#), [PSoC 4](#), [PSoC 5LP](#)  
In addition, PSoC Creator includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 4 are:
  - [AN79953](#): Getting Started With PSoC 4
  - [AN88619](#): PSoC 4 Hardware Design Considerations
  - [AN86439](#): Using PSoC 4 GPIO Pins
  - [AN57821](#): Mixed Signal Circuit Board Layout
  - [AN81623](#): Digital Design Best Practices
  - [AN73854](#): Introduction To Bootloaders
  - [AN89610](#): ARM Cortex Code Optimization
  - [AN90071](#): CY8CMBRxxx CapSense Design Guide

- Technical Reference Manual (TRM) is in two documents:
  - [Architecture TRM](#) details each PSoC 4 functional block.
  - [Registers TRM](#) describes each of the PSoC 4 registers.
- Development Kits:
  - [CY8CKIT-042](#), PSoC 4 Pioneer Kit, is an easy-to-use and inexpensive development platform. This kit includes connectors for Arduino™ compatible shields and Digilent® Pmod™ daughter cards.
  - [CY8CKIT-049](#) is a very low-cost prototyping platform. It is a low-cost alternative to sampling PSoC 4 devices.
  - [CY8CKIT-001](#) is a common development platform for any one of the PSoC 1, PSoC 3, PSoC 4, or PSoC 5LP families of devices.


The [MiniProg3](#) device provides an interface for flash programming and debug.

## PSoC Creator

[PSoC Creator](#) is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the [list of component datasheets](#). With PSoC Creator, you can:


1. Drag and drop component icons to build your hardware system design in the main design workspace
2. Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
3. Configure components using the configuration tools
4. Explore the library of 100+ components
5. Review component datasheets

**Figure 1. Multiple-Sensor Example Project in PSoC Creator**



## Contents

|                                        |           |                                                      |           |
|----------------------------------------|-----------|------------------------------------------------------|-----------|
| <b>Functional Definition .....</b>     | <b>5</b>  | Analog Peripherals .....                             | 23        |
| CPU and Memory Subsystem .....         | 5         | Digital Peripherals .....                            | 27        |
| System Resources .....                 | 5         | Memory .....                                         | 30        |
| Analog Blocks .....                    | 6         | System Resources .....                               | 31        |
| Programmable Digital .....             | 7         | <b>Ordering Information.....</b>                     | <b>35</b> |
| Fixed Function Digital .....           | 8         | Part Numbering Conventions .....                     | 36        |
| GPIO .....                             | 8         | <b>Packaging.....</b>                                | <b>37</b> |
| Special Function Peripherals.....      | 9         | <b>Acronyms .....</b>                                | <b>41</b> |
| <b>Pinouts .....</b>                   | <b>10</b> | <b>Document Conventions .....</b>                    | <b>43</b> |
| <b>Power .....</b>                     | <b>16</b> | Units of Measure .....                               | 43        |
| Unregulated External Supply.....       | 16        | <b>Revision History .....</b>                        | <b>44</b> |
| Regulated External Supply .....        | 17        | <b>Sales, Solutions, and Legal Information .....</b> | <b>45</b> |
| <b>Development Support .....</b>       | <b>18</b> | Worldwide Sales and Design Support.....              | 45        |
| Documentation .....                    | 18        | Products .....                                       | 45        |
| Online .....                           | 18        | PSoC® Solutions .....                                | 45        |
| Tools.....                             | 18        | Cypress Developer Community.....                     | 45        |
| <b>Electrical Specifications .....</b> | <b>19</b> | Technical Support .....                              | 45        |
| Absolute Maximum Ratings.....          | 19        |                                                      |           |
| Device Level Specifications.....       | 19        |                                                      |           |

**Figure 2. Block Diagram**


The PSoC 4200 devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial\_Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4200 devices. The SWD interface is fully compatible with industry-standard third-party tools. With the ability to disable debug features, with very robust flash protection, and allowing customer-proprietary functionality to be implemented in on-chip programmable blocks, the

PSoC 4200 family provides a level of security not possible with multi-chip application solutions or with microcontrollers.

The debug circuits are enabled by default and can only be disabled in firmware. If not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, PSoC 4200 with device security enabled may not be returned for failure analysis. This is a trade-off the PSoC 4200 allows the customer to make.

### Two Opamps (CTBm Block)

PSoC 4200 has two opamps with Comparator modes which allow most common analog functions to be performed on-chip eliminating external components; PGAs, voltage buffers, filters, trans-impedance amplifiers, and other functions can be realized with external passives saving power, cost, and space. The on-chip opamps are designed with enough bandwidth to drive the S/H circuit of the ADC without requiring external buffering.

### Temperature Sensor

PSoC 4200 has one on-chip temperature sensor. This consists of a diode, which is biased by a current source that can be disabled to save power. The temperature sensor is connected to the ADC, which digitizes the reading and produces a temperature value using Cypress supplied software that includes calibration and linearization.

### Low-power Comparators


PSoC 4200 has a pair of low-power comparators, which can also operate in the Deep Sleep and Hibernate modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode (Hibernate) where the system wake-up circuit is activated by a comparator switch event.

## Programmable Digital

### Universal Digital Blocks (UDBs) and Port Interfaces

PSoC 4200 has four UDBs; the UDB array also provides a switched Digital System Interconnect (DSI) fabric that allows signals from peripherals and ports to be routed to and through the UDBs for communication and control. The UDB array is shown in the following figure.

**Figure 5. UDB Array**




UDBs can be clocked from a clock divider block, from a port interface (required for peripherals such as SPI), and from the DSI network directly or after synchronization.

A port interface is defined, which acts as a register that can be clocked with the same source as the PLDs inside the UDB array. This allows faster operation because the inputs and outputs can be registered at the port interface close to the I/O pins and at the edge of the array. The port interface registers can be clocked by one of the I/Os from the same port. This allows interfaces such as SPI to operate at higher clock speeds by eliminating the delay for the port input to be routed over DSI and used to register other inputs (see Figure 6).

The UDBs can generate interrupts (one UDB at a time) to the interrupt controller. The UDBs retain the ability to connect to any pin on the chip through the DSI.

**Figure 6. Port Interface**



## Special Function Peripherals

### *LCD Segment Drive*

PSoC 4200 has an LCD controller which can drive up to four commons and up to 32 segments. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages. The two methods used are referred to as digital correlation and PWM.

Digital correlation pertains to modulating the frequency and levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays.

PWM pertains to driving the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays. LCD operation is supported during Deep Sleep refreshing a small display buffer (4 bits; 1 32-bit register per port).

### *CapSense*

CapSense is supported on all pins in PSoC 4200 through a CapSense Sigma-Delta (CSD) block that can be connected to any pin through an analog mux bus that any GPIO pin can be connected to via an Analog switch. CapSense function can thus be provided on any pin or group of pins in a system under software control. A component is provided for the CapSense block to make it easy for the user.

Shield voltage can be driven on another Mux Bus to provide water tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input.

The CapSense block has two IDACs which can be used for general purposes if CapSense is not being used. (both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available).

### **WLCSP Package Bootloader**




The WLCSP package is supplied with an I<sup>2</sup>C Bootloader installed in flash. The bootloader is compatible with PSoC Creator bootloadable project files and has the following default settings:

- I<sup>2</sup>C SCL and SDA connected to port pins P4.0 and P4.1 respectively (external pull-up resistors required)
- I<sup>2</sup>C Slave mode, address 8, data rate = 100 kbps
- Single application
- Wait two seconds for bootstrap command
- Other bootloader options are as set by the PSoC Creator Bootloader Component default
- Occupies the bottom 4.5 KB of flash

For more information on this bootloader, see the following Cypress application note:

[AN73854](#) - Introduction to Bootloaders


Note that a PSoC Creator bootloadable project must be associated with .hex and .elf files for a bootloader project that is configured for the target device. Bootloader .hex and .elf files can be found at <http://www.cypress.com/?rID=78632>. The factory-installed bootloader can be overwritten using JTAG or SWD programming.

**Figure 9. 40-Pin QFN Pinout**

**Figure 10. 35-Ball WLCSP**

**Figure 11. 28-Pin SSOP Pinout**


## Power

The following power system diagrams show the minimum set of power supply pins as implemented for the PSoC 4200. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the  $V_{DDA}$  input. There are separate regulators for the Deep Sleep and Hibernate (lowered power supply and retention) modes. There is a separate low-noise regulator for the bandgap. The supply voltage range is 1.71 to 5.5 V with all functions and circuits operating over that range.

**Figure 12. PSoC 4 Power Supply**




The PSoC 4200 family allows two distinct modes of power supply operation: Unregulated External Supply and Regulated External Supply modes.

### Unregulated External Supply


In this mode, PSoC 4200 is powered by an external power supply that can be anywhere in the range of 1.8 V to 5.5 V. This range is also designed for battery-powered operation, for instance, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of PSoC 4200 supplies the internal logic and the  $V_{CCD}$  output of PSoC 4200 must be bypassed to ground via an external capacitor (in the range of 1  $\mu\text{F}$  to 1.6  $\mu\text{F}$ ; X5R ceramic or better).

$V_{DDA}$  and  $V_{DDD}$  must be shorted together; the grounds,  $V_{SSA}$  and  $V_{SS}$  must also be shorted together. Bypass capacitors must be used from  $V_{DDD}$  to ground, typical practice for systems in this frequency range is to use a capacitor in the 1- $\mu\text{F}$  range in parallel with a smaller capacitor (0.1  $\mu\text{F}$  for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

**Figure 13. 48-TQFP Package Example**



**Figure 14. 44-TQFP Package Example**



| Power Supply                 | Bypass Capacitors                                                                                                                                                      |
|------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| $V_{DDD}-V_{SS}$             | 0.1- $\mu\text{F}$ ceramic at each pin (C2, C6) plus bulk capacitor 1 $\mu\text{F}$ to 10 $\mu\text{F}$ (C1). Total capacitance may be greater than 10 $\mu\text{F}$ . |
| $V_{DDA}-V_{SSA}$            | 0.1- $\mu\text{F}$ ceramic at pin (C4). Additional 1 $\mu\text{F}$ to 10 $\mu\text{F}$ (C3) bulk capacitor. Total capacitance may be greater than 10 $\mu\text{F}$ .   |
| $V_{CCD}-V_{SS}$             | 1- $\mu\text{F}$ ceramic capacitor at the VCCD pin (C5)                                                                                                                |
| $V_{REF}-V_{SSA}$ (optional) | The internal bandgap may be bypassed with a 1- $\mu\text{F}$ to 10- $\mu\text{F}$ capacitor. Total capacitance may be greater than 10 $\mu\text{F}$ .                  |

**Table 2. DC Specifications** (continued)

| Spec ID#                                                                                          | Parameter | Description                                        | Min | Typ | Max  | Units | Details/<br>Conditions         |
|---------------------------------------------------------------------------------------------------|-----------|----------------------------------------------------|-----|-----|------|-------|--------------------------------|
| <b>Deep Sleep Mode, <math>V_{DD} = 1.8\text{ V to }3.6\text{ V}</math> (Regulator on)</b>         |           |                                                    |     |     |      |       |                                |
| SID31                                                                                             | IDD26     | I <sup>2</sup> C wakeup and WDT on.                | –   | 1.3 | –    | μA    | T = 25 °C                      |
| SID32                                                                                             | IDD27     | I <sup>2</sup> C wakeup and WDT on.                | –   | –   | 45   | μA    | T = 85 °C                      |
| <b>Deep Sleep Mode, <math>V_{DD} = 3.6\text{ V to }5.5\text{ V}</math></b>                        |           |                                                    |     |     |      |       |                                |
| SID34                                                                                             | IDD29     | I <sup>2</sup> C wakeup and WDT on                 | –   | 1.5 | 15   | μA    | Typ. at 25 °C. Max at 85 °C.   |
| <b>Deep Sleep Mode, <math>V_{DD} = 1.71\text{ V to }1.89\text{ V}</math> (Regulator bypassed)</b> |           |                                                    |     |     |      |       |                                |
| SID37                                                                                             | IDD32     | I <sup>2</sup> C wakeup and WDT on.                | –   | 1.7 | –    | μA    | T = 25 °C                      |
| SID38                                                                                             | IDD33     | I <sup>2</sup> C wakeup and WDT on                 | –   | –   | 60   | μA    | T = 85 °C                      |
| <b>Deep Sleep Mode, +105 °C</b>                                                                   |           |                                                    |     |     |      |       |                                |
| SID33Q                                                                                            | IDD28Q    | I <sup>2</sup> C wakeup and WDT on. Regulator Off. | –   | –   | 135  | μA    | $V_{DD} = 1.71\text{ to }1.89$ |
| SID34Q                                                                                            | IDD29Q    | I <sup>2</sup> C wakeup and WDT on.                | –   | –   | 180  | μA    | $V_{DD} = 1.8\text{ to }3.6$   |
| SID35Q                                                                                            | IDD30Q    | I <sup>2</sup> C wakeup and WDT on.                | –   | –   | 140  | μA    | $V_{DD} = 3.6\text{ to }5.5$   |
| <b>Hibernate Mode, <math>V_{DD} = 1.8\text{ V to }3.6\text{ V}</math> (Regulator on)</b>          |           |                                                    |     |     |      |       |                                |
| SID40                                                                                             | IDD35     | GPIO and Reset active                              | –   | 150 | –    | nA    | T = 25 °C                      |
| SID41                                                                                             | IDD36     | GPIO and Reset active                              | –   | –   | 1000 | nA    | T = 85 °C                      |
| <b>Hibernate Mode, <math>V_{DD} = 3.6\text{ V to }5.5\text{ V}</math></b>                         |           |                                                    |     |     |      |       |                                |
| SID43                                                                                             | IDD38     | GPIO and Reset active                              | –   | 150 | –    | nA    | T = 25 °C                      |
| <b>Hibernate Mode, <math>V_{DD} = 1.71\text{ V to }1.89\text{ V}</math> (Regulator bypassed)</b>  |           |                                                    |     |     |      |       |                                |
| SID46                                                                                             | IDD41     | GPIO and Reset active                              | –   | 150 | –    | nA    | T = 25 °C                      |
| SID47                                                                                             | IDD42     | GPIO and Reset active                              | –   | –   | 1000 | nA    | T = 85 °C                      |
| <b>Hibernate Mode, +105 °C</b>                                                                    |           |                                                    |     |     |      |       |                                |
| SID42Q                                                                                            | IDD37Q    | Regulator Off                                      | –   | –   | 19.4 | μA    | $V_{DD} = 1.71\text{ to }1.89$ |
| SID43Q                                                                                            | IDD38Q    |                                                    | –   | –   | 17   | μA    | $V_{DD} = 1.8\text{ to }3.6$   |
| SID44Q                                                                                            | IDD39Q    |                                                    | –   | –   | 16   | μA    | $V_{DD} = 3.6\text{ to }5.5$   |
| <b>Stop Mode</b>                                                                                  |           |                                                    |     |     |      |       |                                |
| SID304                                                                                            | IDD43A    | Stop Mode current; $V_{DD} = 3.3\text{ V}$         | –   | 20  | 80   | nA    | Typ. at 25 °C. Max at 85 °C.   |
| <b>Stop Mode, +105 °C</b>                                                                         |           |                                                    |     |     |      |       |                                |
| SID304Q                                                                                           | IDD43AQ   | Stop Mode current; $V_{DD} = 3.6\text{ V}$         | –   | –   | 5645 | nA    |                                |
| <b>XRES current</b>                                                                               |           |                                                    |     |     |      |       |                                |
| SID307                                                                                            | IDD_XR    | Supply current while XRES asserted                 | –   | 2   | 5    | mA    |                                |

**Table 3. AC Specifications**

| Spec ID# | Parameter               | Description                          | Min | Typ | Max | Units | Details/<br>Conditions                     |
|----------|-------------------------|--------------------------------------|-----|-----|-----|-------|--------------------------------------------|
| SID48    | F <sub>CPU</sub>        | CPU frequency                        | DC  | –   | 48  | MHz   | $1.71 \leq V_{DD} \leq 5.5$                |
| SID49    | T <sub>SLEEP</sub>      | Wakeup from sleep mode               | –   | 0   | –   | μs    | Guaranteed by characterization             |
| SID50    | T <sub>DEEPSLEEP</sub>  | Wakeup from Deep Sleep mode          | –   | –   | 25  | μs    | 24 MHz IMO. Guaranteed by characterization |
| SID51    | T <sub>HIBERNATE</sub>  | Wakeup from Hibernate and Stop modes | –   | –   | 2   | ms    | Guaranteed by characterization             |
| SID52    | T <sub>RESETWIDTH</sub> | External reset pulse width           | 1   | –   | –   | μs    | Guaranteed by characterization             |

**GPIO**
**Table 4. GPIO DC Specifications**

| Spec ID# | Parameter       | Description                                          | Min                  | Typ | Max                 | Units      | Details/<br>Conditions                              |
|----------|-----------------|------------------------------------------------------|----------------------|-----|---------------------|------------|-----------------------------------------------------|
| SID57    | $V_{IH}^{[2]}$  | Input voltage high threshold                         | $0.7 \times V_{DD}$  | –   | –                   | V          | CMOS Input                                          |
| SID58    | $V_{IL}$        | Input voltage low threshold                          | –                    | –   | $0.3 \times V_{DD}$ | V          | CMOS Input                                          |
| SID241   | $V_{IH}^{[2]}$  | LVTTL input, $V_{DD} < 2.7$ V                        | $0.7 \times V_{DD}$  | –   | –                   | V          |                                                     |
| SID242   | $V_{IL}$        | LVTTL input, $V_{DD} < 2.7$ V                        | –                    | –   | $0.3 \times V_{DD}$ | V          |                                                     |
| SID243   | $V_{IH}^{[2]}$  | LVTTL input, $V_{DD} \geq 2.7$ V                     | 2.0                  | –   | –                   | V          |                                                     |
| SID244   | $V_{IL}$        | LVTTL input, $V_{DD} \geq 2.7$ V                     | –                    | –   | 0.8                 | V          |                                                     |
| SID59    | $V_{OH}$        | Output voltage high level                            | $V_{DD} - 0.6$       | –   | –                   | V          | $I_{OH} = 4$ mA at 3-V $V_{DD}$                     |
| SID60    | $V_{OH}$        | Output voltage high level                            | $V_{DD} - 0.5$       | –   | –                   | V          | $I_{OH} = 1$ mA at 1.8-V $V_{DD}$                   |
| SID61    | $V_{OL}$        | Output voltage low level                             | –                    | –   | 0.6                 | V          | $I_{OL} = 4$ mA at 1.8-V $V_{DD}$                   |
| SID62    | $V_{OL}$        | Output voltage low level                             | –                    | –   | 0.6                 | V          | $I_{OL} = 8$ mA at 3-V $V_{DD}$                     |
| SID62A   | $V_{OL}$        | Output voltage low level                             | –                    | –   | 0.4                 | V          | $I_{OL} = 3$ mA at 3-V $V_{DD}$                     |
| SID63    | $R_{PULLUP}$    | Pull-up resistor                                     | 3.5                  | 5.6 | 8.5                 | k $\Omega$ |                                                     |
| SID64    | $R_{PULLDOWN}$  | Pull-down resistor                                   | 3.5                  | 5.6 | 8.5                 | k $\Omega$ |                                                     |
| SID65    | $I_{IL}$        | Input leakage current (absolute value)               | –                    | –   | 2                   | nA         | 25 °C, $V_{DD} = 3.0$ V                             |
| SID65A   | $I_{IL\_CTBM}$  | Input leakage current (absolute value) for CTBM pins | –                    | –   | 4                   | nA         |                                                     |
| SID66    | $C_{IN}$        | Input capacitance                                    | –                    | –   | 7                   | pF         |                                                     |
| SID67    | $V_{HYSTTL}$    | Input hysteresis LVTTL                               | 25                   | 40  | –                   | mV         | $V_{DD} \geq 2.7$ V. Guaranteed by characterization |
| SID68    | $V_{HYSCMOS}$   | Input hysteresis CMOS                                | $0.05 \times V_{DD}$ | –   | –                   | mV         | Guaranteed by characterization                      |
| SID69    | $I_{DIODE}$     | Current through protection diode to $V_{DD}/V_{SS}$  | –                    | –   | 100                 | $\mu$ A    | Guaranteed by characterization                      |
| SID69A   | $I_{TOT\_GPIO}$ | Maximum Total Source or Sink Chip Current            | –                    | –   | 200                 | mA         | Guaranteed by characterization                      |

**Note**

 2.  $V_{IH}$  must not exceed  $V_{DD} + 0.2$  V.

**Table 5. GPIO AC Specifications**

(Guaranteed by Characterization)

| Spec ID# | Parameter     | Description                                                     | Min | Typ | Max  | Units | Details/<br>Conditions               |
|----------|---------------|-----------------------------------------------------------------|-----|-----|------|-------|--------------------------------------|
| SID70    | $T_{RISEF}$   | Rise time in fast strong mode                                   | 2   | –   | 12   | ns    | 3.3-V $V_{DD}$ ,<br>Clload = 25 pF   |
| SID71    | $T_{FALLF}$   | Fall time in fast strong mode                                   | 2   | –   | 12   | ns    | 3.3-V $V_{DD}$ ,<br>Clload = 25 pF   |
| SID72    | $T_{RISES}$   | Rise time in slow strong mode                                   | 10  | –   | 60   | ns    | 3.3-V $V_{DD}$ ,<br>Clload = 25 pF   |
| SID73    | $T_{FALLS}$   | Fall time in slow strong mode                                   | 10  | –   | 60   | ns    | 3.3-V $V_{DD}$ ,<br>Clload = 25 pF   |
| SID74    | $F_{GPIOUT1}$ | GPIO Fout; 3.3 V $\leq V_{DD} \leq 5.5$ V. Fast strong mode.    | –   | –   | 33   | MHz   | 90/10%, 25-pF load, 60/40 duty cycle |
| SID75    | $F_{GPIOUT2}$ | GPIO Fout; 1.7 V $\leq V_{DD} \leq 3.3$ V. Fast strong mode.    | –   | –   | 16.7 | MHz   | 90/10%, 25-pF load, 60/40 duty cycle |
| SID76    | $F_{GPIOUT3}$ | GPIO Fout; 3.3 V $\leq V_{DD} \leq 5.5$ V. Slow strong mode.    | –   | –   | 7    | MHz   | 90/10%, 25-pF load, 60/40 duty cycle |
| SID245   | $F_{GPIOUT4}$ | GPIO Fout; 1.7 V $\leq V_{DD} \leq 3.3$ V. Slow strong mode.    | –   | –   | 3.5  | MHz   | 90/10%, 25-pF load, 60/40 duty cycle |
| SID246   | $F_{GPIOIN}$  | GPIO input operating frequency; 1.71 V $\leq V_{DD} \leq 5.5$ V | –   | –   | 48   | MHz   | 90/10% $V_{IO}$                      |

XRES

**Table 6. XRES DC Specifications**

| Spec ID# | Parameter     | Description                                         | Min                 | Typ | Max                 | Units      | Details/<br>Conditions         |
|----------|---------------|-----------------------------------------------------|---------------------|-----|---------------------|------------|--------------------------------|
| SID77    | $V_{IH}$      | Input voltage high threshold                        | $0.7 \times V_{DD}$ | –   | –                   | V          | CMOS input                     |
| SID78    | $V_{IL}$      | Input voltage low threshold                         | –                   | –   | $0.3 \times V_{DD}$ | V          | CMOS input                     |
| SID79    | $R_{PULLUP}$  | Pull-up resistor                                    | 3.5                 | 5.6 | 8.5                 | k $\Omega$ |                                |
| SID80    | $C_{IN}$      | Input capacitance                                   | –                   | 3   | –                   | pF         |                                |
| SID81    | $V_{HYSXRES}$ | Input voltage hysteresis                            | –                   | 100 | –                   | mV         | Guaranteed by characterization |
| SID82    | $I_{DIODE}$   | Current through protection diode to $V_{DD}/V_{SS}$ | –                   | –   | 100                 | $\mu$ A    | Guaranteed by characterization |

**Table 7. XRES AC Specifications**

| Spec ID# | Parameter        | Description       | Min | Typ | Max | Units   | Details/<br>Conditions         |
|----------|------------------|-------------------|-----|-----|-----|---------|--------------------------------|
| SID83    | $T_{RESETWIDTH}$ | Reset pulse width | 1   | –   | –   | $\mu$ s | Guaranteed by characterization |

**Table 8. Opamp Specifications**

(Guaranteed by Characterization) (continued)

| Spec ID# | Parameter            | Description                                            | Min | Typ  | Max | Units  | Details/<br>Conditions |
|----------|----------------------|--------------------------------------------------------|-----|------|-----|--------|------------------------|
| SID296   | V <sub>N4</sub>      | Input referred, 100kHz, power = high                   | –   | 15   | –   | nV/rHz |                        |
| SID297   | Cload                | Stable up to maximum load. Performance specs at 50 pF. | –   | –    | 125 | pF     |                        |
| SID298   | Slew_rate            | Cload = 50 pF, Power = High, V <sub>DDA</sub> ≥ 2.7 V  | 6   | –    | –   | V/μs   |                        |
| SID299   | T <sub>op_wake</sub> | From disable to enable, no external RC dominating      | –   | 300  | –   | μs     |                        |
| SID299A  | OL_GAIN              | Open Loop Gain                                         | –   | 90   | –   | dB     | Guaranteed by design   |
|          | Comp_mode            | Comparator mode; 50 mV drive, Trise = Tfall (approx.)  | –   | –    | –   |        |                        |
| SID300   | T <sub>PD1</sub>     | Response time; power = high                            | –   | 150  | –   | ns     |                        |
| SID301   | T <sub>PD2</sub>     | Response time; power = medium                          | –   | 400  | –   | ns     |                        |
| SID302   | T <sub>PD3</sub>     | Response time; power = low                             | –   | 2000 | –   | ns     |                        |
| SID303   | Vhyst_op             | Hysteresis                                             | –   | 10   | –   | mV     |                        |

Comparatorr

**Table 9. Comparator DC Specifications**

| Spec ID# | Parameter            | Description                                                                                                                      | Min | Typ | Max                     | Units | Details/<br>Conditions                                   |
|----------|----------------------|----------------------------------------------------------------------------------------------------------------------------------|-----|-----|-------------------------|-------|----------------------------------------------------------|
| SID85    | V <sub>OFFSET2</sub> | Input offset voltage, Common Mode voltage range from 0 to V <sub>DD</sub> -1                                                     | –   | –   | ±4                      | mV    |                                                          |
| SID85A   | V <sub>OFFSET3</sub> | Input offset voltage. Ultra low-power mode (V <sub>DDD</sub> ≥ 2.2 V for Temp < 0 °C, V <sub>DDD</sub> ≥ 1.8 V for Temp > 0 °C)  | –   | ±12 | –                       | mV    |                                                          |
| SID86    | V <sub>HYST</sub>    | Hysteresis when enabled, Common Mode voltage range from 0 to V <sub>DD</sub> -1.                                                 | –   | 10  | 35                      | mV    | Guaranteed by characterization                           |
| SID87    | V <sub>ICM1</sub>    | Input common mode voltage in normal mode                                                                                         | 0   | –   | V <sub>DDD</sub> – 0.1  | V     | Modes 1 and 2.                                           |
| SID247   | V <sub>ICM2</sub>    | Input common mode voltage in low power mode (V <sub>DDD</sub> ≥ 2.2 V for Temp < 0 °C, V <sub>DDD</sub> ≥ 1.8 V for Temp > 0 °C) | 0   | –   | V <sub>DDD</sub>        | V     |                                                          |
| SID247A  | V <sub>ICM3</sub>    | Input common mode voltage in ultra low power mode                                                                                | 0   | –   | V <sub>DDD</sub> – 1.15 | V     |                                                          |
| SID88    | CMRR                 | Common mode rejection ratio                                                                                                      | 50  | –   | –                       | dB    | V <sub>DDD</sub> ≥ 2.7 V. Guaranteed by characterization |
| SID88A   | CMRR                 | Common mode rejection ratio                                                                                                      | 42  | –   | –                       | dB    | V <sub>DDD</sub> < 2.7 V. Guaranteed by characterization |
| SID89    | I <sub>CMP1</sub>    | Block current, normal mode                                                                                                       | –   | –   | 400                     | μA    | Guaranteed by characterization                           |
| SID248   | I <sub>CMP2</sub>    | Block current, low power mode                                                                                                    | –   | –   | 100                     | μA    | Guaranteed by characterization                           |
| SID259   | I <sub>CMP3</sub>    | Block current, ultra low power mode (V <sub>DDD</sub> ≥ 2.2 V for Temp < 0 °C, V <sub>DDD</sub> ≥ 1.8 V for Temp > 0 °C)         | –   | 6   | 28                      | μA    | Guaranteed by characterization                           |

**CSD**
**Table 14. CSD Specifications**

| Spec ID#   | Parameter    | Description                                            | Min  | Typ   | Max     | Units | Details/<br>Conditions                              |
|------------|--------------|--------------------------------------------------------|------|-------|---------|-------|-----------------------------------------------------|
| SID.CSD#16 | IDAC1IDD     | IDAC1 (8 bits) block current                           | –    | –     | 1125    | μA    |                                                     |
| SID.CSD#17 | IDAC2IDD     | IDAC2 (7 bits) block current                           | –    | –     | 1125    | μA    |                                                     |
| SID308     | VCSD         | Voltage range of operation                             | 1.71 | –     | 5.5     | V     |                                                     |
| SID308A    | Vcompidac    | Voltage compliance range of IDAC for S0                | 0.8  | –     | VDD-0.8 | V     |                                                     |
| SID309     | IDAC1        | DNL for 8-bit resolution                               | –1   | –     | 1       | LSB   |                                                     |
| SID310     | IDAC1        | INL for 8-bit resolution                               | –3   | –     | 3       | LSB   |                                                     |
| SID311     | IDAC2        | DNL for 7-bit resolution                               | –1   | –     | 1       | LSB   |                                                     |
| SID312     | IDAC2        | INL for 7-bit resolution                               | –3   | –     | 3       | LSB   |                                                     |
| SID313     | SNR          | Ratio of counts of finger to noise, 0.1-pF sensitivity | 5    | –     | –       | Ratio | Capacitance range of 9 to 35 pF, 0.1-pF sensitivity |
| SID314     | IDAC1_CRT1   | Output current of Idac1 (8 bits) in High range         | –    | 612   | –       | uA    |                                                     |
| SID314A    | IDAC1_CRT2   | Output current of Idac1 (8 bits) in Low range          | –    | 306   | –       | uA    |                                                     |
| SID315     | IDAC2_CRT1   | Output current of Idac2 (7 bits) in High range         | –    | 304.8 | –       | uA    |                                                     |
| SID315A    | IDAC2_CRT2   | Output current of Idac2 (7 bits) in Low range          | –    | 152.4 | –       | uA    |                                                     |
| SID320     | IDACOFFSET   | All zeroes input                                       | –    | –     | ±1      | LSB   |                                                     |
| SID321     | IDACGAIN     | Full-scale error less offset                           | –    | –     | ±10     | %     |                                                     |
| SID322     | IDACMISMATCH | Mismatch between IDACs                                 | –    | –     | 7       | LSB   |                                                     |
| SID323     | IDACSET8     | Settling time to 0.5 LSB for 8-bit IDAC                | –    | –     | 10      | μs    | Full-scale transition. No external load.            |
| SID324     | IDACSET7     | Settling time to 0.5 LSB for 7-bit IDAC                | –    | –     | 10      | μs    | Full-scale transition. No external load.            |
| SID325     | CMOD         | External modulator capacitor                           | –    | 2.2   | –       | nF    | 5-V rating, X7R or NP0 cap.                         |

## Digital Peripherals

The following specifications apply to the Timer/Counter/PWM peripherals in the Timer mode.

Timer/Counter/PWM

**Table 15. TCPWM Specifications**

(Guaranteed by Characterization)

| Spec ID      | Parameter | Description                                      | Min  | Typ | Max | Units | Details/Conditions                                                                                                   |
|--------------|-----------|--------------------------------------------------|------|-----|-----|-------|----------------------------------------------------------------------------------------------------------------------|
| SID.TCPWM.1  | ITCPWM1   | Block current consumption at 3 MHz               | –    | –   | 45  | μA    | All modes (Timer/Counter/PWM)                                                                                        |
| SID.TCPWM.2  | ITCPWM2   | Block current consumption at 12 MHz              | –    | –   | 155 | μA    | All modes (Timer/Counter/PWM)                                                                                        |
| SID.TCPWM.2A | ITCPWM3   | Block current consumption at 48 MHz              | –    | –   | 650 | μA    | All modes (Timer/Counter/PWM)                                                                                        |
| SID.TCPWM.3  | TCPWMFREQ | Operating frequency                              | –    | –   | Fc  | MHz   | Fc max = Fcpu.<br>Maximum = 24 MHz                                                                                   |
| SID.TCPWM.4  | TPWMENEXT | Input Trigger Pulse Width for all Trigger Events | 2/Fc | –   | –   | ns    | Trigger Events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected. |
| SID.TCPWM.5  | TPWMEXT   | Output Trigger Pulse widths                      | 2/Fc | –   | –   | ns    | Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) trigger outputs                 |
| SID.TCPWM.5A | TCRES     | Resolution of Counter                            | 1/Fc | –   | –   | ns    | Minimum time between successive counts                                                                               |
| SID.TCPWM.5B | PWMRES    | PWM Resolution                                   | 1/Fc | –   | –   | ns    | Minimum pulse width of PWM Output                                                                                    |
| SID.TCPWM.5C | QRES      | Quadrature inputs resolution                     | 1/Fc | –   | –   | ns    | Minimum pulse width between Quadrature phase inputs.                                                                 |

## I<sup>2</sup>C

**Table 16. Fixed I<sup>2</sup>C DC Specifications**

(Guaranteed by Characterization)

| Spec ID | Parameter         | Description                                 | Min | Typ | Max | Units | Details/Conditions |
|---------|-------------------|---------------------------------------------|-----|-----|-----|-------|--------------------|
| SID149  | I <sub>I2C1</sub> | Block current consumption at 100 kHz        | –   | –   | 50  | μA    |                    |
| SID150  | I <sub>I2C2</sub> | Block current consumption at 400 kHz        | –   | –   | 135 | μA    |                    |
| SID151  | I <sub>I2C3</sub> | Block current consumption at 1 Mbps         | –   | –   | 310 | μA    |                    |
| SID152  | I <sub>I2C4</sub> | I <sup>2</sup> C enabled in Deep Sleep mode | –   | –   | 1.4 | μA    |                    |

**Table 17. Fixed I<sup>2</sup>C AC Specifications**

(Guaranteed by Characterization)

| Spec ID | Parameter         | Description | Min | Typ | Max | Units | Details/Conditions |
|---------|-------------------|-------------|-----|-----|-----|-------|--------------------|
| SID153  | F <sub>I2C1</sub> | Bit rate    | –   | –   | 1   | Mbps  |                    |

**Table 24. Fixed SPI Master Mode AC Specifications**

(Guaranteed by Characterization)

| Spec ID | Parameter        | Description                                                                  | Min | Typ | Max | Units |
|---------|------------------|------------------------------------------------------------------------------|-----|-----|-----|-------|
| SID167  | T <sub>DMO</sub> | MOSI valid after Sclock driving edge                                         | –   | –   | 15  | ns    |
| SID168  | T <sub>DSI</sub> | MISO valid before Sclock capturing edge. Full clock, late MISO Sampling used | 20  | –   | –   | ns    |
| SID169  | T <sub>HMO</sub> | Previous MOSI data hold time with respect to capturing edge at Slave         | 0   | –   | –   | ns    |

**Table 25. Fixed SPI Slave Mode AC Specifications**

(Guaranteed by Characterization)

| Spec ID | Parameter            | Description                                             | Min | Typ | Max                          | Units |
|---------|----------------------|---------------------------------------------------------|-----|-----|------------------------------|-------|
| SID170  | T <sub>DMI</sub>     | MOSI valid before Sclock capturing edge                 | 40  | –   | –                            | ns    |
| SID171  | T <sub>DSO</sub>     | MISO valid after Sclock driving edge                    | –   | –   | 42 + 3 × T <sub>scbclk</sub> | ns    |
| SID171A | T <sub>DSO_ext</sub> | MISO valid after Sclock driving edge in Ext. Clock mode | –   | –   | 48                           | ns    |
| SID172  | T <sub>HSO</sub>     | Previous MISO data hold time                            | 0   | –   | –                            | ns    |
| SID172A | T <sub>SSELSCK</sub> | SSEL Valid to first SCK Valid edge                      | 100 | –   | –                            | ns    |

## Memory

**Table 26. Flash DC Specifications**

| Spec ID | Parameter       | Description               | Min  | Typ | Max | Units | Details/Conditions |
|---------|-----------------|---------------------------|------|-----|-----|-------|--------------------|
| SID173  | V <sub>PE</sub> | Erase and program voltage | 1.71 | –   | 5.5 | V     |                    |

**Table 27. Flash AC Specifications**

| Spec ID | Parameter                              | Description                                                                                        | Min   | Typ | Max | Units   | Details/Conditions             |
|---------|----------------------------------------|----------------------------------------------------------------------------------------------------|-------|-----|-----|---------|--------------------------------|
| SID174  | T <sub>ROWWRITE</sub> <sup>[3]</sup>   | Row (block) write time (erase and program)                                                         | –     | –   | 20  | ms      | Row (block) = 128 bytes        |
| SID175  | T <sub>ROWERASE</sub> <sup>[3]</sup>   | Row erase time                                                                                     | –     | –   | 13  | ms      |                                |
| SID176  | T <sub>ROWPROGRAM</sub> <sup>[3]</sup> | Row program time after erase                                                                       | –     | –   | 7   | ms      |                                |
| SID178  | T <sub>BULKERASE</sub> <sup>[3]</sup>  | Bulk erase time (32 KB)                                                                            | –     | –   | 35  | ms      |                                |
| SID180  | T <sub>DEVPROG</sub> <sup>[3]</sup>    | Total device program time                                                                          | –     | –   | 7   | seconds | Guaranteed by characterization |
| SID181  | F <sub>END</sub>                       | Flash endurance                                                                                    | 100 K | –   | –   | cycles  | Guaranteed by characterization |
| SID182  | F <sub>RET</sub>                       | Flash retention. T <sub>A</sub> ≤ 55 °C, 100 K P/E cycles                                          | 20    | –   | –   | years   | Guaranteed by characterization |
| SID182A |                                        | Flash retention. T <sub>A</sub> ≤ 85 °C, 10 K P/E cycles                                           | 10    | –   | –   | years   | Guaranteed by characterization |
| SID182B | F <sub>RETQ</sub>                      | Flash retention. T <sub>A</sub> ≤ 105 °C, 10 K P/E cycles, ≤ three years at T <sub>A</sub> ≥ 85 °C | 10    | –   | 20  | years   | Guaranteed by characterization |

### Note

- It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.

**Table 36. ILO AC Specifications**

| Spec ID | Parameter              | Description              | Min | Typ | Max | Units | Details/Conditions                                    |
|---------|------------------------|--------------------------|-----|-----|-----|-------|-------------------------------------------------------|
| SID234  | T <sub>STARTILO1</sub> | ILO startup time         | –   | –   | 2   | ms    | Guaranteed by characterization                        |
| SID236  | T <sub>ILODUTY</sub>   | ILO duty cycle           | 40  | 50  | 60  | %     | Guaranteed by characterization                        |
| SID237  | F <sub>ILOTRIM1</sub>  | 32 kHz trimmed frequency | 15  | 32  | 50  | kHz   | Max ILO frequency is 70 kHz if T <sub>A</sub> > 85 °C |

**Table 37. External Clock Specifications**

| Spec ID | Parameter  | Description                               | Min | Typ | Max | Units | Details/Conditions             |
|---------|------------|-------------------------------------------|-----|-----|-----|-------|--------------------------------|
| SID305  | ExtClkFreq | External Clock input Frequency            | 0   | –   | 48  | MHz   | Guaranteed by characterization |
| SID306  | ExtClkDuty | Duty cycle; Measured at V <sub>DD/2</sub> | 45  | –   | 55  | %     | Guaranteed by characterization |

**Table 38. UDB AC Specifications**

(Guaranteed by Characterization)

| Spec ID                            | Parameter                 | Description                                         | Min | Typ | Max | Units | Details/Conditions |
|------------------------------------|---------------------------|-----------------------------------------------------|-----|-----|-----|-------|--------------------|
| <b>Datapath performance</b>        |                           |                                                     |     |     |     |       |                    |
| SID249                             | F <sub>MAX-TIMER</sub>    | Max frequency of 16-bit timer in a UDB pair         | –   | –   | 48  | MHz   |                    |
| SID250                             | F <sub>MAX-ADDER</sub>    | Max frequency of 16-bit adder in a UDB pair         | –   | –   | 48  | MHz   |                    |
| SID251                             | F <sub>MAX_CRC</sub>      | Max frequency of 16-bit CRC/PRS in a UDB pair       | –   | –   | 48  | MHz   |                    |
| <b>PLD Performance in UDB</b>      |                           |                                                     |     |     |     |       |                    |
| SID252                             | F <sub>MAX_PLD</sub>      | Max frequency of 2-pass PLD function in a UDB pair  | –   | –   | 48  | MHz   |                    |
| <b>Clock to Output Performance</b> |                           |                                                     |     |     |     |       |                    |
| SID253                             | T <sub>CLK_OUT_UDB1</sub> | Prop. delay for clock in to data out at 25 °C, Typ. | –   | 15  | –   | ns    |                    |
| SID254                             | T <sub>CLK_OUT_UDB2</sub> | Prop. delay for clock in to data out, Worst case.   | –   | 25  | –   | ns    |                    |

## Ordering Information

The PSoC 4200 part numbers and features are listed in the following table.

**Table 41. PSoC 4200 Family Ordering Information**


| Family | MPN                | Features            |            |           |     |               |          |                  |                |                |              |            |      | Package |          |        |         |         |
|--------|--------------------|---------------------|------------|-----------|-----|---------------|----------|------------------|----------------|----------------|--------------|------------|------|---------|----------|--------|---------|---------|
|        |                    | Max CPU Speed (MHz) | Flash (KB) | SRAM (KB) | UDB | Op-amp (CTBm) | CapSense | Direct LCD Drive | 12-bit SAR ADC | LP Comparators | TCPWM Blocks | SCB Blocks | GPIO | 28-SSOP | 35-WLCSP | 40-QFN | 44-TQFP | 48-TQFP |
| 4200   | CY8C4244PVI-432    | 48                  | 16         | 4         | 2   | 1             | -        | -                | 1 Msps         | 2              | 4            | 2          | 24   | √       |          |        |         |         |
|        | CY8C4244PVI-442    | 48                  | 16         | 4         | 2   | 1             | √        | √                | 1 Msps         | 2              | 4            | 2          | 24   | √       |          |        |         |         |
|        | CY8C4244PVQ-432    | 48                  | 16         | 4         | 2   | 1             | -        | -                | 1 Msps         | 2              | 4            | 2          | 24   | √       |          |        |         |         |
|        | CY8C4244PVQ-442    | 48                  | 16         | 4         | 2   | 1             | √        | √                | 1 Msps         | 2              | 4            | 2          | 24   | √       |          |        |         |         |
|        | CY8C4244FNI-443    | 48                  | 16         | 4         | 2   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 31   |         | √        |        |         |         |
|        | CY8C4244LQI-443    | 48                  | 16         | 4         | 2   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 34   |         |          | √      |         |         |
|        | CY8C4244AXI-443    | 48                  | 16         | 4         | 2   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 36   |         |          |        | √       |         |
|        | CY8C4244LQQ-443    | 48                  | 16         | 4         | 2   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 34   |         |          | √      |         |         |
|        | CY8C4244AXQ-443    | 48                  | 16         | 4         | 2   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 36   |         |          |        | √       |         |
|        | CY8C4244AZI-443    | 48                  | 16         | 4         | 2   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 36   |         |          |        |         | √       |
|        | CY8C4245AXI-473    | 48                  | 32         | 4         | 4   | 2             | -        | -                | 1 Msps         | 2              | 4            | 2          | 36   |         |          |        | √       |         |
|        | CY8C4245AXQ-473    | 48                  | 32         | 4         | 4   | 2             | -        | -                | 1 Msps         | 2              | 4            | 2          | 36   |         |          |        | √       |         |
|        | CY8C4245AZI-473    | 48                  | 32         | 4         | 4   | 2             | -        | -                | 1 Msps         | 2              | 4            | 2          | 36   |         |          |        |         | √       |
|        | CY8C4245PVI-482    | 48                  | 32         | 4         | 4   | 1             | √        | √                | 1 Msps         | 2              | 4            | 2          | 24   | √       |          |        |         |         |
|        | CY8C4245PVQ-482    | 48                  | 32         | 4         | 4   | 1             | √        | √                | 1 Msps         | 2              | 4            | 2          | 24   | √       |          |        |         |         |
|        | CY8C4245FNI-483(T) | 48                  | 32         | 4         | 4   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 31   |         | √        |        |         |         |
|        | CY8C4245LQI-483    | 48                  | 32         | 4         | 4   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 34   |         |          | √      |         |         |
|        | CY8C4245AXI-483    | 48                  | 32         | 4         | 4   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 36   |         |          |        | √       |         |
|        | CY8C4245LQQ-483    | 48                  | 32         | 4         | 4   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 34   |         |          | √      |         |         |
|        | CY8C4245AXQ-483    | 48                  | 32         | 4         | 4   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 36   |         |          |        | √       |         |
|        | CY8C4245AZI-483    | 48                  | 32         | 4         | 4   | 2             | √        | √                | 1 Msps         | 2              | 4            | 2          | 36   |         |          |        |         | √       |

## Part Numbering Conventions

PSoC 4 devices follow the part numbering convention described in the following table. All fields are single-character alphanumeric (0, 1, 2, ..., 9, A, B, ..., Z) unless stated otherwise.


The part numbers are of the form CY8C4ABCDEF-XYZ where the fields are defined as follows.

### Example



The Field Values are listed in the following table.


| Field | Description                | Values  | Meaning                                |
|-------|----------------------------|---------|----------------------------------------|
| CY8C  | Cypress Prefix             |         |                                        |
| 4     | Architecture               | 4       | PSoC 4                                 |
| A     | Family within architecture | 1       | 4100 Family                            |
|       |                            | 2       | 4200 Family                            |
| B     | CPU Speed                  | 2       | 24 MHz                                 |
|       |                            | 4       | 48 MHz                                 |
| C     | Flash Capacity             | 4       | 16 KB                                  |
|       |                            | 5       | 32 KB                                  |
| DE    | Package Code               | AX, AZ  | TQFP                                   |
|       |                            | LQ      | QFN                                    |
|       |                            | PV      | SSOP                                   |
|       |                            | FN      | WLCSP                                  |
| F     | Temperature Range          | I       | Industrial                             |
|       |                            | Q       | Extended Industrial                    |
| XYZ   | Attributes Code            | 000-999 | Code of feature set in specific family |

**Figure 19. 40-pin QFN Package Outline**

**NOTES:**

1.  HATCH AREA IS SOLDERABLE EXPOSED PAD
2. REFERENCE JEDEC # MO-248
3. PACKAGE WEIGHT: 68 ±2 mg
4. ALL DIMENSIONS ARE IN MILLIMETERS

001-80659 \*A

The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floating and not connected to any other signal.

**Figure 20. 44-pin TQFP Package Outline**

**NOTE:**

1. JEDEC STD REF MS-026
2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH  
MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE  
BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
3. DIMENSIONS IN MILLIMETERS

51-85064 \*G

## Document Conventions

### Units of Measure

**Table 46. Units of Measure**

| Symbol | Unit of Measure        |
|--------|------------------------|
| °C     | degrees Celsius        |
| dB     | decibel                |
| fF     | femto farad            |
| Hz     | hertz                  |
| KB     | 1024 bytes             |
| kbps   | kilobits per second    |
| Khr    | kilohour               |
| kHz    | kilohertz              |
| kΩ     | kilo ohm               |
| ksps   | kilosamples per second |
| LSB    | least significant bit  |
| Mbps   | megabits per second    |
| MHz    | megahertz              |
| MΩ     | mega-ohm               |
| Msps   | megasamples per second |
| μA     | microampere            |
| μF     | microfarad             |
| μH     | microhenry             |
| μs     | microsecond            |
| μV     | microvolt              |
| μW     | microwatt              |
| mA     | milliampere            |
| ms     | millisecond            |
| mV     | millivolt              |
| nA     | nanoampere             |
| ns     | nanosecond             |
| nV     | nanovolt               |
| Ω      | ohm                    |
| pF     | picofarad              |
| ppm    | parts per million      |
| ps     | picosecond             |
| s      | second                 |
| sps    | samples per second     |
| sqrtHz | square root of hertz   |
| V      | volt                   |

## Revision History

| Description Title: PSoC® 4: PSoC 4200 Family Datasheet Programmable System-on-Chip (PSoC®)<br>Document Number: 001-87197 |         |                 |                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|--------------------------------------------------------------------------------------------------------------------------|---------|-----------------|-----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Revision                                                                                                                 | ECN     | Orig. of Change | Submission Date | Description of Change                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| *B                                                                                                                       | 4108562 | WKA             | 08/29/2013      | Added clarifying note about the XRES pin in the <a href="#">Reset</a> section.<br>Updated <a href="#">UDB Array</a> diagram.<br>Added a link reference to the PSoC 4 TRM.<br>Updated the footnote in <a href="#">Absolute Maximum Ratings</a> .<br>Updated Sleep Mode IDD specs in <a href="#">DC Specifications</a> .<br>Updated <a href="#">Comparator DC Specifications</a><br>Updated <a href="#">SAR ADC AC Specifications</a><br>Updated <a href="#">LCD Direct Drive DC Specifications</a><br>Updated the number of GPIOs in <a href="#">Ordering Information</a> .                                                                                                                                                                                                                                     |
| *C                                                                                                                       | 4568937 | MKEA/<br>WKA    | 11/19/2014      | Added <a href="#">More Information</a> and <a href="#">PSoC Creator</a> sections.<br>Added 48-pin TQFP pin and package details.<br>Added SID308A spec details.<br>Updated <a href="#">Ordering Information</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| *D                                                                                                                       | 4617283 | WKA             | 01/08/2015      | Corrected typo in the ordering information table.<br>Updated 28-pin SSOP package diagram.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| *E                                                                                                                       | 4643655 | WKA             | 04/29/2015      | Added 35 WLCSP pinout and package detail information.<br>Updated CSD specifications.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| *F                                                                                                                       | 5287114 | WKA             | 06/09/2016      | Added reference to AN90071 in the <a href="#">More Information</a> section.<br>Updated <a href="#">Flash</a> section with details of flash protection modes.<br>Added notes in the <a href="#">Pinouts</a> section.<br>Updated 40-pin QFN and 28-pin SSOP pin diagrams.<br>Added <a href="#">PSoC 4 Power Supply</a> diagram.<br>Updated the Bypass Capacitors column in the Power Supply table.<br>Updated values for SID32, SID34, SID38, SID269, SID270, SID271.<br>Added SID299A.<br>Updated Comparator Specifications.<br>Updated TCPWM Specifications.<br>Updated values for SID149, SID160, SID171.<br>Updated Conditions for SID190.<br>Added BID55.<br>Removed Conditions for SID237.<br>Added reference to PSoC 4 CAB Libraries with Schematics Symbols and PCB Footprints in the Packaging section. |
| *G                                                                                                                       | 5327384 | WKA             | 06/28/2016      | Removed capacitor connection for Pin 15 in Figure 13.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| *H                                                                                                                       | 5702140 | GNKK            | 04/19/2017      | Updated the Cypress logo and copyright information.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |