



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, CSIO, EBI/EMI, I²C, LINbus, SD, SPI, UART/USART
Peripherals	DMA, I²S, LVD, POR, PWM, WDT
Number of I/O	152
Program Memory Size	1.5MB (1.5M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	192K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 32x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP
Supplier Device Package	176-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/s6e2c49j0agv2000a

Table of Contents

Features	1
1. Product Lineup	8
2. Packages.....	10
3. Pin Assignments	11
4. Pin Descriptions	15
5. I/O Circuit Type	62
6. Handling Precautions.....	70
6.1 Precautions for Product Design	70
6.2 Precautions for Package Mounting.....	71
6.3 Precautions for Use Environment	73
7. Handling Devices.....	74
8. Block Diagram	77
9. Memory Size	78
10. Memory Map	78
11. Pin Status in Each CPU State.....	84
12. Electrical Characteristics.....	92
12.1 Absolute Maximum Ratings	92
12.2 Recommended Operating Conditions.....	93
12.3 DC Characteristics.....	97
12.3.1 Current Rating	97
12.3.2 Pin Characteristics.....	107
12.4 AC Characteristics.....	109
12.4.1 Main Clock Input Characteristics	109
12.4.2 Sub Clock Input Characteristics.....	110
12.4.3 Built-In CR Oscillation Characteristics	110
12.4.4 Operating Conditions of Main PLL (in the Case of Using Main Clock for Input Clock of PLL).....	111
12.4.5 Operating Conditions of I ² S PLL (in the Case of Using Main Clock for Input Clock of PLL).....	111
12.4.6 Operating Conditions of Main PLL (in the Case of Using Built-in High-speed CR Clock for Input Clock of Main PLL)	112
12.4.7 Reset Input Characteristics.....	112
12.4.8 Power-On Reset Timing.....	113
12.4.9 GPIO Output Characteristics	113
12.4.10 External Bus Timing.....	114
12.4.11 Base Timer Input Timing.....	125
12.4.12 CSIO (SPI) Timing	126
12.4.13 External Input Timing	159
12.4.14 Quadrature Position/Revolution Counter Timing.....	160
12.4.15 I ² C Timing	162
12.4.16 SD Card Interface Timing	164
12.4.17 ETM/ HTM Timing.....	166
12.4.18 JTAG Timing.....	167
12.4.19 I ² S Timing	168
12.4.20 High-Speed Quad SPI Timing.....	173
12.5 12-bit A/D Converter	175
12.6 12-bit D/A Converter	178
12.7 Low-Voltage Detection Characteristics	179
12.7.1 Low-Voltage Detection Reset	179

Pin No				Pin Name	I/O circuit type	Pin state type
LQQ216	LQP176	LQS144	LBE192			
17	16	13	F3	PAB	E	K
				SCS70_0		
				RX0_0		
				FRCK2_0		
				INT03_0		
				MADATA11_0		
18	17	14	F4	PAC	E	I
				SCS71_0		
				TX0_0		
				TIOB8_0		
				AIN3_0		
				MADATA12_0		
19	-	-	-	P54	E	K
				SIN15_1		
				RTO04_1 (PPG04_1)		
				TIOA10_2		
				INT00_2		
				MADATA20_0		
20	-	-	-	P55	E	I
				SOT15_1 (SDA15_1)		
				RTO05_1 (PPG04_1)		
				TIOB10_2		
				MADATA21_0		
21	-	-	-	P56	E	I
				SCK15_1 (SCL15_1)		
				DTTI0X_1		
				TIOB0_1		
				MADATA22_0		
22	-	-	-	P57	E	I
				IC00_1		
				TIOB1_1		
				MADATA23_0		
23	18	15	F5	PAD	N	I
				SCK3_0 (SCL3_0)		
				TIOB9_0		
				BIN3_0		
				MADATA13_0		
24	19	16	F6	PAE	N	I
				ADTG_0		
				SOT3_0 (SDA3_0)		
				TIOB10_0		
				ZIN3_0		
				MADATA14_0		

Pin No				Pin Name	I/O circuit type	Pin state type
LQQ216	LQP176	LQS144	LBE192			
51	41	-	L2	P5D	E	K
				SIN10_1		
				TIOB11_2		
				INT01_2		
				MADATA29_0		
				I2SMCLK0_0		
52	42	-	L3	P5E	E	I
				SOT10_1 (SDA10_1)		
				TIOA12_2		
				MADATA30_0		
				I2SDO0_0		
				P5F		
53	43	-	M2	SCK10_1 (SCL10_1)	E	I
				TIOB12_2		
				MADATA31_0		
				I2SWS0_0		
54	44	36	M1	VSS	-	-
55	45	37	N1	VCC	-	-
56	46	38	N2	P40	G	K
				SIN3_1		
				RTO10_0 (PPG10_0)		
				TIOA0_0		
				AIN0_0		
				INT23_0		
				MCSX7_0		
57	47	39	N3	P41	G	I
				SOT3_1 (SDA3_1)		
				RTO11_0 (PPG10_0)		
				TIOA1_0		
				BIN0_0		
				MCSX6_0		
				P42		
58	48	40	M3	SCK3_1 (SCL3_1)	G	I
				RTO12_0 (PPG12_0)		
				TIOA2_0		
				ZIN0_0		
				MCSX5_0		
				P43		
				SIN15_0		
59	49	41	L4	RTO13_0 (PPG12_0)	G	K
				TIOA3_0		
				INT04_0		
				MCSX4_0		

Pin No				Pin Name	I/O circuit type	Pin state type
LQQ216	LQP176	LQS144	LBE192			
77	62	54	M6	P49	O	U
				VWAKEUP		
78	63	-	K5	PF0	E	K
				SCS63_0		
				RX2_1		
				FRCK1_1		
				TIOA15_1		
				INT22_1		
79	64	-	K6	PF1	E	K
				SCS62_0		
				TX2_1		
				TIOB15_1		
				INT23_1		
80	65	55	L6	P70	I	K
				ADTG_8		
				SIN1_1		
				INT06_0		
				MRDY_0		
81	66	56	J6	P71	E	I
				SOT1_1 (SDA1_1)		
				MAD00_0		
82	67	57	L8	P72	E	K
				SIN9_0		
				TIOB0_0		
				INT07_0		
				MAD01_0		
83	68	58	K8	P73	E	I
				SOT9_0 (SDA9_0)		
				TIOB1_0		
				MAD02_0		
				P74		
84	69	59	J8	SCK9_0 (SCL9_0)	E	I
				TIOB2_0		
				MAD03_0		
				PF2		
85	70	-	N8	RTO10_1 (PPG10_1)	L	I
				TIOA6_1		
				MRASX_0		
				PF3		
86	71	-	M8	RTO11_1 (PPG11_1)	L	K
				TIOB6_1		
				INT05_1		
				MCASX_0		
				PF4		
87	72	-	N9	RTO12_1 (PPG12_1)	L	K
				TIOA7_1		
				INT06_1		
				MSDWEX_0		

Module	Pin name	Function	Pin No			
			LQQ 216	LQP 176	LQS 144	LBE 192
Base Timer 0	TIOA0_0	Base Timer ch.0 TIOA Pin	56	46	38	N2
	TIOA0_1		45	35	30	J2
	TIOA0_2		114	94	78	L11
	TIOB0_0	Base Timer ch.0 TIOB Pin	82	67	57	L8
	TIOB0_1		21	-	-	-
	TIOB0_2		115	95	79	K13
Base Timer 1	TIOA1_0	Base Timer ch.1 TIOA Pin	57	47	39	N3
	TIOA1_1		46	36	31	K1
	TIOA1_2		116	96	80	K12
	TIOB1_0	Base Timer ch.1 TIOB Pin	83	68	58	K8
	TIOB1_1		22	-	-	-
	TIOB1_2		123	99	83	J13
Base Timer 2	TIOA2_0	Base Timer ch.2 TIOA Pin	58	48	40	M3
	TIOA2_1		47	37	32	K2
	TIOA2_2		124	100	84	J12
	TIOB2_0	Base Timer ch.2 TIOB Pin	84	69	59	J8
	TIOB2_1		26	-	-	-
	TIOB2_2		125	101	85	J11
Base Timer 3	TIOA3_0	Base Timer ch.3 TIOA Pin	59	49	41	L4
	TIOA3_1		48	38	33	K3
	TIOA3_2		130	106	86	H9
	TIOB3_0	Base Timer ch.3 TIOB Pin	91	76	60	K9
	TIOB3_1		27	-	-	-
	TIOB3_2		131	107	87	H12
Base Timer 4	TIOA4_0	Base Timer ch.4 TIOA Pin	60	50	42	M4
	TIOA4_1		49	39	34	K4
	TIOA4_2		132	108	88	H14
	TIOB4_0	Base Timer ch.4 TIOB Pin	92	77	61	P10
	TIOB4_1		28	-	-	-
	TIOB4_2		133	109	89	G14
Base Timer 5	TIOA5_0	Base Timer ch.5 TIOA Pin	61	51	43	N4
	TIOA5_1		50	40	35	L1
	TIOA5_2		134	110	90	H13
	TIOB5_0	Base Timer ch.5 TIOB Pin	93	78	62	N10
	TIOB5_1		29	-	-	-
	TIOB5_2		135	111	91	H11
Base Timer 6	TIOA6_0	Base Timer ch.6 TIOA Pin	179	147	117	D9
	TIOA6_1		85	70	-	N8
	TIOA6_2		200	-	-	-
	TIOB6_0	Base Timer ch.6 TIOB Pin	178	146	116	B8
	TIOB6_1		86	71	-	M8
	TIOB6_2		199	-	-	-

Module	Pin name	Function	Pin No			
			LQQ 216	LQP 176	LQS 144	LBE 192
Multi-function Timer 1	DTTI1X_0	Input signal controlling wave form generator outputs RTO10 to RTO15 of Multi-function timer 1.	70	55	47	L5
	DTTI1X_1		94	-	-	-
	FRCK1_0	16-bit free-run timer ch.1 external clock input pin	71	56	48	M5
	FRCK1_1		78	63	-	K5
	IC10_0	16-bit input capture input pin of Multi-function timer 1. ICxx describes channel number.	96	79	63	L10
	IC10_1		95	-	-	-
	IC11_0		97	80	64	K10
	IC11_1		101	-	-	-
	IC12_0		98	81	65	M10
	IC12_1		102	-	-	-
	IC13_0		99	82	66	N11
	IC13_1		103	-	-	-
	RTO10_0 (PPG10_0)	Wave form generator output pin of Multi-function timer 1. This pin operates as PPG10 when it is used in PPG1 output modes.	56	46	38	N2
	RTO10_1 (PPG10_1)		85	70	-	N8
	RTO11_0 (PPG10_0)	Wave form generator output pin of Multi-function timer 1. This pin operates as PPG10 when it is used in PPG1 output modes.	57	47	39	N3
	RTO11_1 (PPG10_1)		86	71	-	M8
	RTO12_0 (PPG12_0)	Wave form generator output pin of Multi-function timer 1. This pin operates as PPG12 when it is used in PPG1 output modes.	58	48	40	M3
	RTO12_1 (PPG12_1)		87	72	-	N9
	RTO13_0 (PPG12_0)	Wave form generator output pin of Multi-function timer 1. This pin operates as PPG12 when it is used in PPG1 output modes.	59	49	41	L4
	RTO13_1 (PPG12_1)		88	73	-	P9
	RTO14_0 (PPG14_0)	Wave form generator output pin of Multi-function timer 1. This pin operates as PPG14 when it is used in PPG1 output modes.	60	50	42	M4
	RTO14_1 (PPG14_1)		89	74	-	M9
	RTO15_0 (PPG14_0)	Wave form generator output pin of Multi-function timer 1. This pin operates as PPG14 when it is used in PPG1 output modes.	61	51	43	N4
	RTO15_1 (PPG14_1)		90	75	-	L9

Module	Pin name	Function	Pin No			
			LQQ 216	LQP 176	LQS 144	LBE 192
Multi-function Timer 2	DTTI2X_0	Input signal controlling wave form generator outputs RTO20 to RTO25 of Multi-function timer 2.	8	8	8	D3
	DTTI2X_1		202	-	-	-
	FRCK2_0	16-bit free-run timer ch.2 external clock input pin	17	16	13	F3
	FRCK2_1		197	165	135	C6
	IC20_0	16-bit input capture input pin of Multi-function timer 2. ICxx describes channel number.	9	9	9	D4
	IC20_1		201	-	-	-
	IC21_0		14	13	10	E5
	IC21_1		200	-	-	-
	IC22_0		15	14	11	F1
	IC22_1		199	-	-	-
	IC23_0		16	15	12	F2
	IC23_1		198	166	136	D6
	RTO20_0 (PPG20_0)	Wave form generator output pin of Multi-function timer 2. This pin operates as PPG20 when it is used in PPG2 output modes.	2	2	2	B2
	RTO20_1 (PPG20_1)		203	-	-	-
	RTO21_0 (PPG20_0)	Wave form generator output pin of Multi-function timer 2. This pin operates as PPG20 when it is used in PPG2 output modes.	3	3	3	C2
	RTO21_1 (PPG20_1)		204	-	-	-
	RTO22_0 (PPG22_0)	Wave form generator output pin of Multi-function timer 2. This pin operates as PPG22 when it is used in PPG2 output modes.	4	4	4	C3
	RTO22_1 (PPG22_1)		205	-	-	-
	RTO23_0 (PPG22_0)	Wave form generator output pin of Multi-function timer 2. This pin operates as PPG22 when it is used in PPG2 output modes.	5	5	5	D5
	RTO23_1 (PPG22_1)		206	-	-	-
	RTO24_0 (PPG24_0)	Wave form generator output pin of Multi-function timer 2. This pin operates as PPG24 when it is used in PPG2 output modes.	6	6	6	D2
	RTO24_1 (PPG24_1)		207	167	-	E6
	RTO25_0 (PPG24_0)	Wave form generator output pin of Multi-function timer 2. This pin operates as PPG24 when it is used in PPG2 output modes.	7	7	7	D1
	RTO25_1 (PPG24_1)		208	168	-	B5

Module	Pin name	Function	Pin No			
			LQQ 216	LQP 176	LQS 144	LBE 192
Quadrature Position/Revolution Counter 0	AIN0_0	QPRC ch.0 AIN input pin	56	46	38	N2
	AIN0_1		65	-	-	-
	AIN0_2		114	94	78	L11
	BIN0_0	QPRC ch.0 BIN input pin	57	47	39	N3
	BIN0_1		66	-	-	-
	BIN0_2		115	95	79	K13
	ZIN0_0	QPRC ch.0 ZIN input pin	58	48	40	M3
	ZIN0_1		67	-	-	-
	ZIN0_2		116	96	80	K12
Quadrature Position/Revolution Counter 1	AIN1_0	QPRC ch.1 AIN input pin	91	76	60	K9
	AIN1_1		94	-	-	-
	AIN1_2		123	99	83	J13
	BIN1_0	QPRC ch.1 BIN input pin	92	77	61	P10
	BIN1_1		95	-	-	-
	BIN1_2		124	100	84	J12
	ZIN1_0	QPRC ch.1 ZIN input pin	93	78	62	N10
	ZIN1_1		101	-	-	-
	ZIN1_2		125	101	85	J11
Quadrature Position/Revolution Counter 2	AIN2_0	QPRC ch.2 AIN input pin	2	2	2	B2
	AIN2_1		32	23	20	G5
	AIN2_2		120	-	-	-
	BIN2_0	QPRC ch.2 BIN input pin	3	3	3	C2
	BIN2_1		36	26	21	H2
	BIN2_2		121	-	-	-
	ZIN2_0	QPRC ch.2 ZIN input pin	4	4	4	C3
	ZIN2_1		37	27	22	J1
	ZIN2_2		122	-	-	-
Quadrature Position/Revolution Counter 3	AIN3_0	QPRC ch.3 AIN input pin	18	17	14	F4
	AIN3_1		45	35	30	J2
	AIN3_2		149	-	-	-
	BIN3_0	QPRC ch.3 BIN input pin	23	18	15	F5
	BIN3_1		46	36	31	K1
	BIN3_2		150	-	-	-
	ZIN3_0	QPRC ch.3 ZIN input pin	24	19	16	F6
	ZIN3_1		47	37	32	K2
	ZIN3_2		151	-	-	-
Real-time clock	RTCCO_0	0.5 seconds pulse output pin of Real-time clock	211	171	139	C4
	RTCCO_1		33	-	-	-
	SUBOUT_0	Sub clock output pin	211	171	139	C4
	SUBOUT_1		33	-	-	-

Module	Pin name	Function	Pin No			
			LQQ 216	LQP 176	LQS 144	LBE 192
Low-Power Consumption Mode	WKUP0	Deep standby mode return signal input pin 0	158	128	104	C13
	WKUP1	Deep standby mode return signal input pin 1	14	13	10	E5
	WKUP2	Deep standby mode return signal input pin 2	70	55	47	L5
	WKUP3	Deep standby mode return signal input pin 3	212	172	140	B3
DAC	DA0	D/A converter ch.0 analog output pin	100	83	67	M11
	DA1	D/A converter ch.1 analog output pin	99	82	66	N11
VBAT	VREGCTL	On-board regulator control pin	76	61	53	N6
	VWAKEUP	The return signal input pin from a hibernation state	77	62	54	M6
SD I/F	S_CLK_0	SD memory card interface SD memory card clock output pin	38	28	23	H3
	S_CMD_0	SD memory card interface SD memory card command output	41	31	26	H6
	S_DATA1_0	SD memory card interface SD memory card data bus	36	26	21	H2
	S_DATA0_0		37	27	22	J1
	S_DATA3_0		42	32	27	J5
	S_DATA2_0		43	33	28	J4
	S_CD_0	SD memory card interface SD memory card detection pin	45	35	30	J2
	S_WP_0	SD memory card interface SD memory card write protection	44	34	29	J3
I ² S	I2SMCLK0_0	I ² S external clock pin	51	41	-	L2
	I2SDO0_0	I ² S serial transition data output pin	52	42	-	L3
	I2SWS0_0	I ² S frame synchronization signal pin	53	43	-	M2
	I2SDI0_0	I ² S serial received data input pin	34	24	-	G6
	I2SCK0_0	I ² S bit clock pin	35	25	-	H4
High-Speed Quad SPI	Q_SCK_0	SPI clock output pin	173	143	-	D10
	Q_IO0_0	SPI data input/output pin	172	142	-	C10
	Q_IO1_0		171	141	-	B10
	Q_IO2_0		170	140	-	D11
	Q_IO3_0		169	139	-	C11
	Q_CS0_0	SPI chip select output pin	174	144	-	B9
	Q_CS1_0		175	-	-	-
	Q_CS2_0		176	-	-	-

Module	Pin name	Function	Pin No			
			LQQ 216	LQP 176	LQS 144	LBE 192
Clock	X0	Main clock (oscillation) input pin	106	86	70	P12
	X1	Main clock (oscillation) I/O pin	107	87	71	P13
	X0A	Sub clock (oscillation) input pin	73	58	50	P5
	X1A	Sub clock (oscillation) I/O pin	74	59	51	P6
	CROUT_0	Built-in High-speed CR-osc clock output port	157	127	103	D13
	CROUT_1		184	152	122	E8
Analog Power	AVCC	A/D converter and D/A converter analog power supply pin	110	90	74	M13
	AVRL	A/D converter analog reference voltage input pin	112	92	76	L13
	AVRH	A/D converter analog reference voltage input pin	113	93	77	L12
VBAT Power	VBAT	VBAT power supply pin. Backup power supply (battery etc.) and system power supply.	75	60	52	P8
Analog GND	AVSS	A/D converter and D/A converter GND pin	111	91	75	M12
C Pin	C	Power supply stabilization capacity pin	62	52	44	P2

Note:

- While this device contains a Test Access Port (TAP) based on the IEEE 1149.1-2001 JTAG standard, it is not fully compliant to all requirements of that standard. This device may contain a 32-bit device ID that is the same as the 32-bit device ID in other devices with different functionality. The TAP pins may also be configurable for purposes other than access to the TAP controller.

Notes on Power-on

Turn power on/off in the following order or at the same time. The device operates normally after all power on.

VBAT only Power-on is possible when VBAT and VCC turns Power-on and Hibernation control is setting and then VCC turns Power-off. About Hibernation control, see Chapter 7-2: VBAT Domain(B) in FM4 Family Peripheral Manual Main Part(002-04856).

Turning on: VBAT → VCC

VCC → AVCC → AVRH

Turning off: AVRH → AVCC → VCC
VCC → VBAT

Serial Communication

There is a possibility of receiving incorrect data as a result of noise or other issues introduced by the serial communication. Take care to design the printed circuit board to minimize noise.

Consider the case of introducing error as a result of noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

Differences in Characteristics Within the Product Line


The electric characteristics including power consumption, ESD, latch-up, noise, and oscillation differ among members of the product line because chip layout and memory structures are not the same; for example, different sizes, flash versus ROM, etc. If you are switching to a different product of the same series, please make sure to evaluate the electric characteristics.

Pull-up Function of 5 V Tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5 V tolerant I/O.

Pin Doubled as Debug Function

The pin doubled as TDO/TMS/TDI/TCK/TRSTX, SWO/SWDIO/SWCLK should be used as output only. Do not use as input.

Memory Map (2) during Dual Flash Mode


Pin Status Type	Function Group	Power-On Reset or Low-Voltage Detection State	INITX Input State	Device Internal Reset State	Run mode or Sleep mode State	Timer mode, RTC mode, or Stop mode State	Deep Standby RTC mode or Deep Standby Stop mode State	Return From Deep Standby Mode State
Q	Power Supply Unstable	Power Supply Stable	Power Supply Stable	Power Supply Stable	Power Supply Stable	Power Supply Stable	Power Supply Stable	Power Supply Stable
	-	INITX=0	INITX=1	INITX=1	INITX=1	INITX=1	INITX=1	INITX=1
	-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1
	WKUP enabled	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	WKUP input enabled	Hi-Z/ WKUP input enabled
Q	External interrupt enable selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	GPIO selected, internal input fixed at 0	Hi-Z/internal input fixed at 0
	Resource other than above selected	Hi-Z	Hi-Z/ input enabled	Hi-Z/ input enabled	Maintain previous state	Maintain previous state	Hi-Z/internal input fixed at 0	Hi-Z/internal input fixed at 0
	GPIO selected	Hi-Z	Hi-Z/ input enabled	Hi-Z/ input enabled	Maintain previous state	Maintain previous state	Hi-Z/internal input fixed at 0	Hi-Z/internal input fixed at 0

*1: Oscillation is stopped at Sub Timer mode, sub CR Timer mode, RTC mode, Stop mode, Deep Standby RTC mode, and Deep Standby Stop mode.

*2: Maintain previous state at Timer mode. GPIO selected internal input fixed at 0 at RTC mode, Stop mode.

*3: Maintain previous state at Timer mode. Hi-Z/internal input fixed at 0 at RTC mode, Stop mode.

*4: It shows the case selected by EPFR14.E_SPLC register.

List of VBAT Domain Pin Status

VBAT Pin Status Type	Function Group	Power-on reset*1	INITX Input State	Device Internal Reset State	Run mode or Sleep mode State	Timer mode, RTC mode, or Stop mode State		Deep Standby RTC mode or Deep Standby Stop mode State		Return From Deep Standby Mode State	VBAT RTC Mode State	Return From VBAT RTC Mode State
		Power Supply Unstable	Power Supply Stable		Power Supply Stable	Power Supply Stable		Power Supply Stable		Power Supply Stable	Power Supply Stable	Power Supply Stable
		-	INITX=0	INITX=1	INITX=1	INITX=1		INITX=1		INITX=1	-	-
		-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1	-	-	-
S	GPIO selected	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Setting prohibition	-
	Sub crystal oscillator input pin/ external sub clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Maintain previous state	Maintain previous state
T	GPIO selected	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Setting prohibition	-
	External sub clock input selected	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state
	Sub crystal oscillator output pin	Hi-Z/ internal input fixed at 0/ or input enable	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state/ When oscillation stops, Hi-Z*2	Maintain previous state	Maintain previous state	Maintain previous state			
U	Resource selected	Hi-Z	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state
	GPIO selected		Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state

*1: When VBAT and VCC power on.

*2: When the SOSCNTL bit in the WTOSCCNT register is 0, the sub crystal oscillator output pin is maintained in the previous state.
When the SOSCNTL bit in the WTOSCCNT register is 1, oscillation is stopped at Stop mode and Deep Standby Stop mode

Table 12-2 Typical and Maximum Current Consumption in Normal Operation (PLL), Code with Data Accessing Running from Flash Memory (Flash Accelerator Mode and Trace Buffer Function Disabled)

Parameter	Symbol	Pin Name	Conditions	Frequency ^{*4}	Value		Unit	Remarks
					Typ ^{*1}	Max ^{*2}		
Power supply current	I _{cc}	VCC	Normal operation *7,*8 (PLL)	*5	200 MHz	128	236	mA
					192 MHz	123	230	mA
					180 MHz	116	221	mA
				*6	160 MHz	102	205	mA
					144 MHz	93	193	mA
					120 MHz	79	175	mA
					100 MHz	67	161	mA
					80 MHz	54	145	mA
					60 MHz	42	130	mA
					40 MHz	30	115	mA
				*5	20 MHz	17	99	mA
					8 MHz	9.2	90.0	mA
					4 MHz	6.7	86.9	mA
					200 MHz	74	170	mA
					192 MHz	71	167	mA
				*6	180 MHz	67	162	mA
					160 MHz	59	152	mA
					144 MHz	53	145	mA
					120 MHz	45	135	mA
					100 MHz	39	127	mA
					80 MHz	32	118	mA
					60 MHz	25	110	mA
					40 MHz	18	101	mA
					20 MHz	11	92	mA
					8 MHz	6.5	86.8	mA
					4 MHz	5.1	85.0	mA

*1: T_A = +25°C, V_{CC} = 3.3 V

*2: T_J = +125°C, V_{CC} = 5.5 V

*3: When all ports are fixed

*4: Frequency is a value of HCLK when PCLK0 = PCLK1 = PCLK2 = HCLK

*5: When stopping flash accelerator mode and trace buffer function (FRWTR.RWT = 11, FBFCR.BE = 0)

*6: When stopping flash accelerator mode and trace buffer function (FRWTR.RWT = 10, FBFCR.BE = 0)

*7: With data access to a MainFlash memory.

*8: When using the crystal oscillator of 4 MHz (including the current consumption of the oscillation circuit)

Table 12-8 Typical and Maximum Current Consumption in Stop Mode, Timer Mode and RTC Mode

Parameter	Symbol	Pin Name	Conditions	Frequency	Value		Unit	Remarks		
					Typ ^{*1}	Max ^{*2}				
Power supply current	Icch	VCC	Stop mode	-	0.56	3.01	mA	*3, *4 TA = +25°C		
					-	27.03	mA	*3, *4 TA = +85°C		
					-	39.92	mA	*3, *4 TA = +105°C		
	Icct	VCC	Timer mode ^{*5} (main oscillation)	4 MHz	1.40	3.85	mA	*3, *4 TA = +25°C		
					-	27.87	mA	*3, *4 TA = +85°C		
					-	40.76	mA	*3, *4 TA = +105°C		
			Timer mode (built-in High-speed CR)	4 MHz	0.95	3.40	mA	*3, *4 TA = +25°C		
	Iccr	VCC			-	27.42	mA	*3, *4 TA = +85°C		
					-	40.31	mA	*3, *4 TA = +105°C		
		Timer mode ^{*6} (sub oscillation)	32 kHz	0.57	3.02	mA	*3, *4 TA = +25°C			
				-	27.04	mA	*3, *4 TA = +85°C			
				-	39.93	mA	*3, *4 TA = +105°C			
		Timer mode (built-in low-speed CR)	100 kHz	0.58	3.03	mA	*3, *4 TA = +25°C			
				-	27.05	mA	*3, *4 TA = +85°C			
				-	39.94	mA	*3, *4 TA = +105°C			
		RTC mode ^{*6} (sub oscillation)	32 kHz	0.57	3.02	mA	*3, *4 TA = +25°C			
				-	27.04	mA	*3, *4 TA = +85°C			
				-	39.93	mA	*3, *4 TA = +105°C			

*1: V_{CC} = 3.3V

*2: V_{CC} = 5.5V

*3: When all ports are fixed

*4: When LVD is off

*5: When using the crystal oscillator of 4 MHz (including the current consumption of the oscillation circuit)

*6: When using the crystal oscillator of 32 kHz (including the current consumption of the oscillation circuit)

High-Speed Synchronous Serial (SPI = 1, SCINV = 0)
 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin Name	Conditions	$V_{CC} < 4.5 V$		$V_{CC} \geq 4.5 V$		Unit
				Min	Max	Min	Max	
Serial clock cycle time	t _{SCYC}	SCKx	Internal shift clock operation	4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK↑→SOT delay time	t _{SHOVI}	SCKx, SOTx		- 10	+ 10	- 10	+ 10	ns
SIN→SCK↓ setup time	t _{IVSLI}	SCKx, SINx		14	-	12.5	-	ns
SCK↓→SIN hold time	t _{SLIXI}	SCKx, SINx		12.5*	-	5	-	ns
SOT→SCK↓ delay time	t _{SOVLI}	SCKx, SOTx		5	-	2t _{CYCP} - 10	-	ns
Serial clock L pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock H pulse width	t _{SHSL}	SCKx	External shift clock operation	2t _{CYCP} - 5	-	2t _{CYCP} - 5	-	ns
SCK↑→SOT delay time	t _{SHOVE}	SCKx, SOTx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
SIN→SCK↓ setup time	t _{IVSLE}	SCKx, SINx		-	15	-	15	ns
SCK↓→SIN hold time	t _{SLIXE}	SCKx, SINx		5	-	5	-	ns
SCK fall time	t _F	SCKx		5	-	5	-	ns
SCK rise time	t _R	SCKx		-	5	-	5	ns

Notes:

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 8. Block Diagram in this data sheet.
- These characteristics only guarantee the following pins:

No chip select: SIN4_0, SOT4_0, SCK4_0

Chip select: SIN6_0, SOT6_0, SCK6_0, SCS60_0, SCS61_0, SCS62_0, SCS63_0

- When the external load capacitance C_L = 30 pF. (for *, when C_L = 10 pF)

12.4.15 I²C Timing

Standard-mode, Fast-mode

(V_{CC} = 2.7V to 5.5V, V_{SS} = 0V)

Parameter	Symbol	Conditions	Standard-mode		Fast-mode		Unit	Remarks
			Min	Max	Min	Max		
SCL clock frequency	f _{SCL}	$C_L = 30 \text{ pF}$, $R = (V_p/I_{OL})^{*1}$	0	100	0	400	kHz	
(Repeated) START condition hold time SDA ↓ → SCL ↓	t _{HDDSTA}		4.0	-	0.6	-	μs	
SCL clock L width	t _{LOW}		4.7	-	1.3	-	μs	
SCL clock H width	t _{HIGH}		4.0	-	0.6	-	μs	
(Repeated) START condition setup time SCL ↑ → SDA ↓	t _{SUSTA}		4.7	-	0.6	-	μs	
Data hold time SCL ↓ → SDA ↓ ↑	t _{HDDAT}		0	3.45 ^{*2}	0	0.9 ^{*3}	μs	
Data setup time SDA ↓ ↑ → SCL ↑	t _{SUDAT}		250	-	100	-	ns	
Stop condition setup time SCL ↑ → SDA ↑	t _{SUSTO}		4.0	-	0.6	-	μs	
Bus free time between "Stop condition" and "START condition"	t _{BUF}		4.7	-	1.3	-	μs	
Noise filter	t _{SP}	2 MHz ≤ t _{CYCP} < 40 MHz	2 t _{CYCP} ^{*4}	-	2 t _{CYCP} ^{*4}	-	ns	*5
		40 MHz ≤ t _{CYCP} < 60 MHz	4 t _{CYCP} ^{*4}	-	4 t _{CYCP} ^{*4}	-	ns	
		60 MHz ≤ t _{CYCP} < 80 MHz	6 t _{CYCP} ^{*4}	-	6 t _{CYCP} ^{*4}	-	ns	
		80 MHz ≤ t _{CYCP} ≤ 100 MHz	8 t _{CYCP} ^{*4}	-	8 t _{CYCP} ^{*4}	-	ns	

*1: R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. V_p indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.

*2: The maximum t_{HDDT} must not extend beyond the low period (t_{LOW}) of the device's SCL signal.

*3: Fast-mode I²C bus device can be used on a Standard-mode I²C bus system as long as the device satisfies the requirement of "t_{SUDAT} ≥ 250 ns."

*4: t_{CYCP} is the APB bus clock cycle time. For more information about the APB bus number to which the I²C is connected, see "8. Block Diagram" in this data sheet.

When using Standard-mode, the peripheral bus clock must be set more than 2 MHz.

When using Fast-mode, the peripheral bus clock must be set more than 8 MHz.

*5: The noise filter time can be changed by register settings. Change the number of the noise filter steps according to the APB bus clock frequency.

12.5 12-bit A/D Converter

Electrical Characteristics for the A/D Converter

($V_{CC} = AV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = AVR_{L} = 0V$)

Parameter	Symbol	Pin Name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	-	-	-	-	12	bit	
Integral nonlinearity	-	-	-4.5	-	+4.5	LSB	
Differential nonlinearity	-	-	-2.5	-	+2.5	LSB	
Zero transition voltage	V_{ZT}	AN_{xx}	-15	-	+15	mV	AVRH = 2.7 V to 5.5 V
Full-scale transition voltage	V_{FST}	AN_{xx}	AVRH - 15	-	AVRH + 15	mV	
			AV _{CC} - 15	-	AV _{CC} + 15	mV	
Conversion time	-	-	0.5 ^{*1}	-	-	μs	$AV_{CC} \geq 4.5V$
Sampling time *2	t_s	-	0.15	-	10	μs	$AV_{CC} \geq 4.5V$
			0.3	-			$AV_{CC} < 4.5V$
Compare clock cycle ^{*3}	t_{CCK}	-	25	-	1000	ns	$AV_{CC} \geq 4.5V$
			50	-	1000		$AV_{CC} < 4.5V$
State transition time to operation permission	t_{STT}	-	-	-	1.0	μs	
Power supply current (analog + digital)	-	AV _{CC}	-	0.69	0.92	mA	A/D 1 unit operation
			-	1.3	22	μA	When A/D stop
Reference power supply current (AVRH)	-	AVRH	-	1.1	1.97	mA	A/D 1 unit operation AVRH = 5.5 V
			-	0.3	6.3	μA	When A/D stop
Analog input capacity	C_{AIN}	-	-	-	12.05	pF	
Analog input resistance	R_{AIN}	-	-	-	1.2	kΩ	$AV_{CC} \geq 4.5V$
			-	-	1.8		$AV_{CC} < 4.5V$
Interchannel disparity	-	-	-	-	4	LSB	
Analog port input leak current	-	AN_{xx}	-	-	5	μA	
Analog input voltage	-	AN_{xx}	AV _{SS}	-	AVRH	V	
			AV _{SS}	-	AV _{CC}	V	
Reference voltage	-	AVRH	4.5	-	AV _{CC}	V	$T_{CCK} < 50\text{ ns}$
			2.7	-	AV _{CC}		$T_{CCK} \geq 50\text{ ns}$
	-	AVRL	AV _{SS}	-	AV _{SS}	V	

*1: The conversion time is the value of sampling time (t_s) + compare time (t_c).

The condition of the minimum conversion time is when the value of $t_s = 150\text{ ns}$ and $T_c = 350\text{ ns}$ ($AV_{CC} \geq 4.5V$). Ensure that it satisfies the value of sampling time (t_s) and compare clock cycle (t_{CCK}). For setting of sampling time and compare clock cycle, see Chapter 1-1: A/D Converter in FM4 Family Peripheral Manual Analog Macro Part (002-04860). The register setting of the A/D converter is reflected by the APB bus clock timing. For more information about the APB bus number to which the A/D converter is connected, see 8. Block Diagram in this data sheet.

The sampling and compare clock are set at base clock (HCLK).

*2: A necessary sampling time changes by external impedance. Ensure that it sets the sampling time to satisfy (Equation 1).

*3: The compare time (t_c) is the value of (Equation 2).

*4: The register setting of the A/D converter is reflected by the timing of the APB bus clock. The sampling clock and compare clock are set in the base clock (HCLK). For more information about the APB bus number to which the A/D converter is connected, see "8. Block Diagram" in this data sheet.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Forums](#) | [WICED IOT Forums](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

© Cypress Semiconductor Corporation, 2014-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.