



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, CSIO, EBI/EMI, I²C, LINbus, SD, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	120
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/s6e2c4ah0agv2000a">https://www.e-xfl.com/product-detail/infineon-technologies/s6e2c4ah0agv2000a</a>

### Programmable Cyclic Redundancy Check (PRGCRC) Accelerator

The CRC accelerator helps verify data transmission or storage integrity.

CCITT CRC16, IEEE-802.3 CRC32 and generating polynomial are supported.

- CCITT CRC16 generator polynomial: 0x1021
- IEEE-802.3 CRC32 generator polynomial: 0x04C11DB7
- Generating polynomial

### SD Card Interface

It is possible to use the SD card that conforms to the following standards.

- Part 1 Physical Layer Specification version 3.01
- Part E1 SDIO Specification version 3.00
- Part A2 SD Host Controller Standard Specification version 3.00
- 1-bit or 4-bit data bus

### I<sup>2</sup>S (Inter-IC Sound Bus) Interface (TX x 1 channel, RX x 1 channel)

- Supports three transfer protocols
  - I<sup>2</sup>S
  - Left justified
  - DSP mode
  - Separate clock generation block for flexible system integration options
- Master/slave mode selectable
- RX Only, TX Only or TX and RX simultaneous operation selectable
- Word length is programmable from 7-bits to 32 bits
- RX/TX FIFO integrated (RX: 66 words x 32-bits, TX: 66 words x 32-bits)
- DMA, interrupts, or polling based data transfer supported

### High-Speed Quad SPI

Up to 66 MHz clock rates for very fast data transfers to and from SPI compatible devices.

Up to 256 Mbytes of memory mapped address space.

- Single data rate (SDR)
- Supports single, dual, and quad data modes
- Built-in direct mode and command sequencer mode
  - Direct mode: Access by use of transmission FIFO/reception FIFO (up to 16 word x 32 bit)
  - Command sequencer mode: Automatic access assigned to external device area.

### Clock and Reset

#### ■ Clocks

Five clock sources (two external oscillators, two internal CR oscillators, and Main PLL) that are dynamically selectable.

- Main clock: 4 MHz to 48 MHz
- Sub clock: 32.768 kHz
- High-speed internal CR clock: 4 MHz
- Low-speed internal CR clock: 100 kHz
- Main PLL Clock

#### ■ Resets

- Reset requests from INITX pin
- Power on reset
- Software reset
- Watchdog timer reset
- Low-voltage detector reset
- Clock supervisor reset

### Clock Supervisor (CSV)

Clocks generated by internal CR oscillators are used to supervise abnormality of the external clocks.

- External OSC clock failure (clock stop) is detected, reset is asserted.
- External OSC frequency anomaly is detected, interrupt or reset is asserted.

### Low-Voltage Detector (LVD)

This Series include two-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage that has been set, the low-voltage detector function generates an interrupt or reset.

- LVD1: error reporting via interrupt
- LVD2: auto-reset operation

### Low-power Consumption Mode

Six low power consumption modes are supported.

- Sleep
- Timer
- RTC
- Stop
- Deep standby RTC (selectable from with/without RAM retention)
- Deep standby stop (selectable from with/without RAM retention)

### Peripheral Clock Gating

The system can reduce the current consumption of the total system with gating the operation clocks of peripheral functions not used.



Pin No				Pin Name	I/O circuit type	Pin state type
LQQ216	LQP176	LQS144	LBE192			
125	101	85	J11	P17	F	L
				AN07		
				SCK11_0 (SCL11_0)		
				TIOB2_2		
				ZIN1_2		
126	102	-	J10	PB0	F	L
				AN16		
				SCK6_1 (SCL6_1)		
				TIOA9_1		
127	103	-	J9	PB1	F	M
				AN17		
				SCS60_1		
				TIOB9_1		
				INT08_1		
128	104	-	H10	PB2	F	M
				AN18		
				SCS61_1		
				TIOA10_1		
				INT09_1		
129	105	-	J14	PB3	F	L
				AN19		
				SCS62_1		
				TIOB10_1		
130	106	86	H9	P18	F	M
				AN08		
				SIN2_0		
				TIOA3_2		
				INT10_0		
131	107	87	H12	P19	F	O
				AN09		
				SOT2_0 (SDA2_0)		
				TIOB3_2		
				INT24_1		
				TRACECLK		
132	108	88	H14	P1A	F	N
				AN10		
				SCK2_0 (SCL2_0)		
				TIOA4_2		
				TRACED0		
133	109	89	G14	P1B	F	O
				AN11		
				SIN12_0		
				TIOB4_2		
				INT11_0		
				TRACED1		
134	110	90	H13	P1C	F	N
				AN12		
				SOT12_0 (SDA12_0)		
				TIOA5_2		
				TRACED2		




Pin No				Pin Name	I/O circuit type	Pin state type
LQQ216	LQP176	LQS144	LBE192			
211	171	139	C4	P61	L	I
				SOT4_0 (SDA4_0)		
				MALE_0		
				RTCCO_0		
				SUBOUT_0		
212	172	140	B3	P60	I	Q
				SIN4_0		
				INT31_0		
				WKUP3		
213	173	141	A4	VCC	-	-
214	174	142	A3	P80	H	R
215	175	143	A2	P81	H	R
216	176	144	B1		-	-
-	-	-	E1		-	-
-	-	-	G1		-	-
-	-	-	P7		-	-
-	-	-	P11		-	-
-	-	-	L14		-	-
-	-	-	A11		-	-
-	-	-	A5		-	-
-	-	-	N7		-	-
-	-	-	M7		-	-
-	-	-	L7		-	-
-	-	-	K7		-	-
-	-	-	J7		-	-
--	-	-	G7		-	-
-	-	-	H7		-	-
-	-	-	H8		-	-
-	-	-	G8		-	-

Module	Pin name	Function	Pin No			
			LQQ 216	LQP 176	LQS 144	LBE 192
GPIO	P30	General-purpose I/O port 3	34	24	-	G6
	P31		35	25	-	H4
	P32		36	26	21	H2
	P33		37	27	22	J1
	P34		38	28	23	H3
	P35		41	31	26	H6
	P36		42	32	27	J5
	P37		43	33	28	J4
	P38		44	34	29	J3
	P39		45	35	30	J2
	P3A		46	36	31	K1
	P3B		47	37	32	K2
	P3C		48	38	33	K3
	P3D		49	39	34	K4
	P3E		50	40	35	L1
	P40	General-purpose I/O port 4	56	46	38	N2
	P41		57	47	39	N3
	P42		58	48	40	M3
	P43		59	49	41	L4
	P44		60	50	42	M4
	P45		61	51	43	N4
	P46		73	58	50	P5
	P47		74	59	51	P6
	P48		76	61	53	N6
	P49		77	62	54	M6
	P4A		65	-	-	-
	P4B		66	-	-	-
	P4C		67	-	-	-
	P4D		68	-	-	-
	P4E		69	-	-	-

Module	Pin name	Function	Pin No			
			LQQ 216	LQP 176	LQS 144	LBE 192
GPIO	P50	General-purpose I/O port 5	10	10	-	E2
	P51		11	11	-	E3
	P52		12	12	-	E4
	P53		13	-	-	-
	P54		19	-	-	-
	P55		20	-	-	-
	P56		21	-	-	-
	P57		22	-	-	-
	P58		26	-	-	-
	P59		27	-	-	-
	P5A		28	-	-	-
	P5B		29	-	-	-
	P5C		33	-	-	-
	P5D		51	41	-	L2
	P5E		52	42	-	L3
	P5F		53	43	-	M2
GPIO	P60	General-purpose I/O port 6	212	172	140	B3
	P61		211	171	139	C4
	P62		210	170	138	B4
	P63		209	169	137	C5
	P64		208	168	-	B5
	P65		207	167	-	E6
	P66		206	-	-	-
	P67		205	-	-	-
	P68		204	-	-	-
	P69		203	-	-	-
	P6A		202	-	-	-
	P6B		201	-	-	-
	P6C		200	-	-	-
	P6D		199	-	-	-
	P6E		198	166	136	D6

Module	Pin name	Function	Pin No			
			LQQ 216	LQP 176	LQS 144	LBE 192
Reset	INITX	External Reset Input pin. A reset is valid when INITX= L.	72	57	49	N5
Mode	MD1	Mode 1 pin. During serial programming to Flash memory, MD1= L must be input.	104	84	68	N13
	MD0	Mode 0 pin. During normal operation, MD0= L must be input. During serial programming to Flash memory, MD0= H must be input.	105	85	69	N12
Power	VCC	Power supply Pin	1	1	1	C1
			39	29	24	H1
			55	45	37	N1
			64	54	46	P4
			109	89	73	M14
			137	-	-	-
			159	129	105	E14
			163	133	109	A13
			188	156	126	A9
			213	173	141	A4
			40	30	25	H5
			54	44	36	M1
			63	53	45	P3
			108	88	72	N14
GND	VSS	GND Pin	136	-	-	-
			162	132	108	B14
			189	157	127	A8
			216	176	144	B1
			-	-	-	E1
			-	-	-	G1
			-	-	-	P7
			-	-	-	P11
			-	-	-	L14
			-	-	-	A11
			-	-	-	A5
			-	-	-	N7
			-	-	-	M7
			-	-	-	K7
			-	-	-	J7
			-	-	-	G7
			-	-	-	H7
			-	-	-	H8
			-	-	-	G8

Type	Circuit	Remarks
G	 <p>The circuit diagram shows a CMOS inverter with hysteresis. It consists of two NMOS transistors (N-ch) and two PMOS transistors (P-ch). The drain of the top PMOS is connected to the source of the bottom PMOS. The drain of the bottom PMOS is connected to the output. The gate of the top PMOS is connected to the drain of the top NMOS. The gate of the bottom NMOS is connected to the drain of the bottom PMOS. A resistor R is connected between the input and the common source node of the NMOS transistors. A digital input signal is connected to the common source node through a switch symbol. A standby mode control signal is also connected to the common source node. The output is labeled "Digital output".</p> <ul style="list-style-type: none"> <li>CMOS level output</li> <li>CMOS level hysteresis input</li> <li>Pull-up resistor control</li> <li>Standby mode control</li> <li>Pull-up resistor: approximately 50 kΩ</li> <li><math>I_{OH} = -12 \text{ mA}</math>, <math>I_{OL} = 12 \text{ mA}</math></li> <li>When this pin is used as an I<sup>2</sup>C pin, the digital output P-ch transistor is always off.</li> </ul>	
H	 <p>The circuit diagram shows a CMOS inverter with hysteresis and standby mode control. It consists of two NMOS transistors (N-ch) and two PMOS transistors (P-ch). The drain of the top PMOS is connected to the source of the bottom PMOS. The drain of the bottom PMOS is connected to the output. The gate of the top PMOS is connected to the drain of the top NMOS. The gate of the bottom NMOS is connected to the drain of the bottom PMOS. A resistor R is connected between the input and the common source node of the NMOS transistors. A digital input signal is connected to the common source node through a switch symbol. A standby mode control signal is also connected to the common source node. The output is labeled "Digital output".</p> <p>When the GPIO is selected.</p> <ul style="list-style-type: none"> <li>CMOS level output</li> <li>CMOS level hysteresis input</li> <li>With standby mode control</li> </ul>	

Type	Circuit	Remarks
I	 <p>P-ch Digital output</p> <p>N-ch Digital output</p> <p>Pull-up resistor control Digital input</p> <p>Standby mode control</p>	<ul style="list-style-type: none"> <li>CMOS level output</li> <li>CMOS level hysteresis input</li> <li>5V tolerant</li> <li>Pull-up resistor control</li> <li>Standby mode control</li> <li>Pull-up resistor: approximately 50 kΩ</li> <li><math>I_{OH} = -4 \text{ mA}</math>, <math>I_{OL} = 4 \text{ mA}</math></li> <li>Available to control of PZR registers (pseudo-open drain control)</li> </ul>
J	 <p>Mode input</p>	CMOS level hysteresis input
K	 <p>P-ch Digital output</p> <p>N-ch Digital output</p> <p>Pull-up resistor control Digital input</p> <p>Standby mode control</p>	<ul style="list-style-type: none"> <li>CMOS level output</li> <li>TTL level hysteresis input</li> <li>Pull-up resistor control</li> <li>Standby mode control</li> <li>Pull-up resistor: approximately 50 kΩ</li> <li><math>I_{OH} = -4 \text{ mA}</math>, <math>I_{OL} = 4 \text{ mA}</math></li> </ul>

## 7. Handling Devices

### Power-Supply Pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. All of these pins should be connected externally to the power supply or ground lines, however, in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Be sure to connect the current-supply source with the power pins and GND pins of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1  $\mu$ F be connected as a bypass capacitor between VCC and VSS near this device.

A malfunction may occur when the power-supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the VCC power supply voltage. As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard VCC value, and the transient fluctuation rate does not exceed 0.1V/ $\mu$ s at a momentary fluctuation such as switching the power supply.

### Crystal Oscillator Circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane, as this is expected to produce stable operation.

Evaluate the oscillation introduced by the use of the crystal oscillator by your mount board.

### Sub Crystal Oscillator

The sub-oscillator circuit for devices in this family is low gain to keep current consumption low. To stabilize the oscillation, Cypress recommends a crystal oscillator that meets the following conditions:

■ Surface mount type

Size: More than 3.2 mm × 1.5 mm  
Load capacitance: approximately 6 pF to 7 pF

■ Lead type

Load capacitance: approximately 6 pF to 7 pF

**List of VBAT Domain Pin Status**

VBAT Pin Status Type	Function Group	Power-on reset*1	INITX Input State	Device Internal Reset State	Run mode or Sleep mode State	Timer mode, RTC mode, or Stop mode State	Deep Standby RTC mode or Deep Standby Stop mode State	Return From Deep Standby Mode State	VBAT RTC Mode State	Return From VBAT RTC Mode State
		Power Supply Unstable	Power Supply Stable		Power Supply Stable	Power Supply Stable	Power Supply Stable	Power Supply Stable	Power Supply Stable	Power Supply Stable
		-	INITX=0	INITX=1	INITX=1	INITX=1		INITX=1	INITX=1	-
		-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1	-
S	GPIO selected	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Setting prohibition
	Sub crystal oscillator input pin/ external sub clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Maintain previous state
T	GPIO selected	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Setting prohibition
	External sub clock input selected	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state
	Sub crystal oscillator output pin	Hi-Z/ internal input fixed at 0/ or input enable	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state/ When oscillation stops, Hi-Z*2	Maintain previous state			
U	Resource selected	Hi-Z	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state
	GPIO selected		Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state

\*1: When VBAT and VCC power on.

\*2: When the SOSCNTL bit in the WTOSCCNT register is 0, the sub crystal oscillator output pin is maintained in the previous state.  
When the SOSCNTL bit in the WTOSCCNT register is 1, oscillation is stopped at Stop mode and Deep Standby Stop mode

## 12.2 Recommended Operating Conditions

Parameter	Symbol	Conditions	Value		Unit	Remarks
			Min	Max		
Power supply voltage	V <sub>CC</sub>	-	2.7 <sup>*3</sup>	5.5	V	
Power supply voltage (VBAT)	V <sub>BAT</sub>	-	1.65	5.5	V	
Analog power supply voltage	A <sub>VCC</sub>	-	2.7	5.5	V	A <sub>VCC</sub> = V <sub>CC</sub>
Analog reference voltage	AVRH	-	*2	A <sub>VCC</sub>	V	
	AVRL	-	A <sub>VSS</sub>	A <sub>VSS</sub>	V	
Operating temperature	Junction temperature	T <sub>J</sub>	- 40	+ 125	°C	
	Ambient temperature	T <sub>A</sub>	-40	*1	°C	

\*1: The maximum temperature of the ambient temperature (T<sub>A</sub>) can guarantee a range that does not exceed the junction temperature (T<sub>J</sub>).

The calculation formula of the ambient temperature (T<sub>A</sub>) is:

$$T_A(\text{Max}) = T_J(\text{Max}) - P_d(\text{Max}) \times \theta_{JA}$$

Pd: Power dissipation (W)

θ<sub>JA</sub>: Package thermal resistance (°C/W)

$$P_d(\text{Max}) = V_{CC} \times I_{CC}(\text{Max}) + \sum (I_{OL} \times V_{OL}) + \sum ((V_{CC} - V_{OH}) \times (-I_{OH}))$$

I<sub>OL</sub>: L level output current


I<sub>OH</sub>: H level output current

V<sub>OL</sub>: L level output voltage

V<sub>OH</sub>: H level output voltage

\*2: The minimum value of analog reference voltage depends on the value of compare clock cycle (t<sub>cck</sub>). See 12.5. 12-bit A/D Converter for the details.

\*3: For the voltage range between V<sub>CC</sub>(min) and the low voltage detection reset (VDH), the MCU must be clocked from either the High-speed CR or the low-speed CR."

**Current Explanation Diagram**


**Table 12-5 Typical and Maximum Current Consumption in Sleep Operation (PLL), when PCLK0 = PCLK1 = PCLK2 = HCLK/2**

Parameter	Symbol	Pin Name	Conditions	Frequency <sup>*4</sup>	Value		Unit	Remarks
					Typ <sup>*1</sup>	Max <sup>*2</sup>		
Power supply current	I <sub>CCS</sub>	V <sub>CC</sub>	Sleep operation <sup>*5</sup> (PLL)	200 MHz	88	188	mA	<sup>*3</sup> When all peripheral clocks are on
				192 MHz	85	184	mA	
				180 MHz	80	178	mA	
				160 MHz	72	164	mA	
				144 MHz	65	156	mA	
				120 MHz	55	144	mA	
				100 MHz	47	134	mA	
				80 MHz	38	124	mA	
				60 MHz	30	114	mA	
				40 MHz	21	104	mA	
				20 MHz	12	93	mA	
				8 MHz	7.4	87.2	mA	
				4 MHz	5.8	85.2	mA	
				200 MHz	44	134	mA	
				192 MHz	42	132	mA	
				180 MHz	40	129	mA	
				160 MHz	36	123	mA	
				144 MHz	33	119	mA	
				120 MHz	28	113	mA	
				100 MHz	24	108	mA	
				80 MHz	20	103	mA	
				60 MHz	16	98	mA	
				40 MHz	12	93	mA	
				20 MHz	7.6	87.6	mA	
				8 MHz	5.2	84.7	mA	
				4 MHz	4.4	83.7	mA	

\*1: T<sub>A</sub> = +25°C, V<sub>CC</sub> = 3.3 V

\*2: T<sub>J</sub> = +125°C, V<sub>CC</sub> = 5.5 V

\*3: When all ports are fixed

\*4: Frequency is a value of HCLK when PCLK0 = PCLK1 = PCLK2 = HCLK/2


\*5: When using the crystal oscillator of 4 MHz (including the current consumption of the oscillation circuit)

**NAND Flash Mode**
 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
MNREX Min pulse width	$t_{NREW}$	MNREX	-	MCLK $\times n$ -3	-	ns	
Data set up $\rightarrow$ MNREX $\uparrow$ time	$t_{DS-NRE}$	MNREX, MADATA[31: 0]	-	20	-	ns	
MNREX $\uparrow$ $\rightarrow$ Data hold time	$t_{DH-NRE}$	MNREX, MADATA[31: 0]	-	0	-	ns	
MNALE $\uparrow$ $\rightarrow$ MNWEX delay time	$t_{ALEH-NWEL}$	MNALE, MNWEX	-	MCLK $\times m$ -9	MCLK $\times m$ +9	ns	
MNALE $\downarrow$ $\rightarrow$ MNWEX delay time	$t_{ALEL-NWEL}$	MNALE, MNWEX	-	MCLK $\times m$ -9	MCLK $\times m$ +9	ns	
MNCLE $\uparrow$ $\rightarrow$ MNWEX delay time	$t_{CLEH-NWEL}$	MNCLE, MNWEX	-	MCLK $\times m$ -9	MCLK $\times m$ +9	ns	
MNWEX $\uparrow$ $\rightarrow$ MNCLE delay time	$t_{NWEH-CLEL}$	MNCLE, MNWEX	-	0	MCLK $\times m$ +9	ns	
MNWEX Min pulse width	$t_{NWEW}$	MNWEX	-	MCLK $\times n$ -3	-	ns	
MNWEX $\downarrow$ $\rightarrow$ Data output time	$t_{NWEL-DV}$	MNWEX, MADATA[31: 0]	-	-9	9	ns	
MNWEX $\uparrow$ $\rightarrow$ Data hold time	$t_{NWEH-DX}$	MNWEX, MADATA[31: 0]	-	0	MCLK $\times m$ +9	ns	

**Note:**

- When the external load capacitance  $C_L = 30 \text{ pF}$  ( $m = 0 \text{ to } 15, n = 1 \text{ to } 16$ )

**NAND Flash Read**


**12.4.12 CSIO (SPI) Timing**
**Synchronous Serial (SPI = 0, SCINV = 0)**
 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Pin Name	Conditions	$V_{CC} < 4.5 V$		$V_{CC} \geq 4.5 V$		Unit
				Min	Max	Min	Max	
Baud rate	-	-		-	8	-	8	Mbps
Serial clock cycle time	t <sub>SCYC</sub>	SCKx	Internal shift clock operation	4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	ns
SCK↓→SOT delay time	t <sub>SLOVI</sub>	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
SIN→SCK↑ setup time	t <sub>IVSHI</sub>	SCKx, SINx		50	-	30	-	ns
SCK↑→SIN hold time	t <sub>SHIXI</sub>	SCKx, SINx		0	-	0	-	ns
Serial clock L pulse width	t <sub>SLSH</sub>	SCKx	External shift clock operation	2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns
Serial clock H pulse width	t <sub>SHSL</sub>	SCKx		t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	-	ns
SCK↓→SOT delay time	t <sub>SLOVE</sub>	SCKx, SOTx		-	50	-	30	ns
SIN→SCK↑ setup time	t <sub>IVSHE</sub>	SCKx, SINx		10	-	10	-	ns
SCK↑→SIN hold time	t <sub>SHIXE</sub>	SCKx, SINx		20	-	20	-	ns
SCK fall time	t <sub>F</sub>	SCKx		-	5	-	5	ns
SCK rise time	t <sub>R</sub>	SCKx		-	5	-	5	ns

**Notes:**

- The above characteristics apply to CLK synchronous mode.
- t<sub>CYCP</sub> indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 8. Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number; for example, the combination of SCKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance C<sub>L</sub> = 30 pF.

**When Using Synchronous Serial Chip Select (SCINV = 1, CSLVL = 1)**
 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$ 

Parameter	Symbol	Conditions	$V_{CC} < 4.5 \text{ V}$		$V_{CC} \geq 4.5 \text{ V}$		Unit
			Min	Max	Min	Max	
$SCS \downarrow \rightarrow SCK \downarrow$ setup time	t <sub>CSSE</sub>	Internal shift clock operation	( <sup>*</sup> 1)-50	( <sup>*</sup> 1)+0	( <sup>*</sup> 1)-50	( <sup>*</sup> 1)+0	ns
$SCK \uparrow \rightarrow SCS \uparrow$ hold time	t <sub>CSHE</sub>		( <sup>*</sup> 2)+0	( <sup>*</sup> 2)+50	( <sup>*</sup> 2)+0	( <sup>*</sup> 2)+50	ns
SCS deselect time	t <sub>CSDE</sub>		( <sup>*</sup> 3)-50 +5t <sub>CYCP</sub>	( <sup>*</sup> 3)+50 +5t <sub>CYCP</sub>	( <sup>*</sup> 3)-50 +5t <sub>CYCP</sub>	( <sup>*</sup> 3)+50 +5t <sub>CYCP</sub>	ns
$SCS \downarrow \rightarrow SCK \downarrow$ setup time	t <sub>CSSE</sub>	External shift clock operation	3t <sub>CYCP</sub> +30	-	3t <sub>CYCP</sub> +30	-	ns
$SCK \uparrow \rightarrow SCS \uparrow$ hold time	t <sub>CSHE</sub>		0	-	0	-	ns
SCS deselect time	t <sub>CSDE</sub>		3t <sub>CYCP</sub> +30	-	3t <sub>CYCP</sub> +30	-	ns
$SCS \downarrow \rightarrow SOT$ delay time	t <sub>DSE</sub>		-	40	-	40	ns
$SCS \uparrow \rightarrow SOT$ delay time	t <sub>DEE</sub>		0	-	0	-	ns


(<sup>\*</sup>1): CSSU bit value×serial chip select timing operating clock cycle [ns]

(<sup>\*</sup>2): CSHD bit value×serial chip select timing operating clock cycle [ns]


(<sup>\*</sup>3): CSDS bit value×serial chip select timing operating clock cycle [ns]

**Notes:**

- t<sub>CYCP</sub> indicates the APB bus clock cycle time. For more information about the APB bus number to which the multi-function serial is connected, see 8. Block Diagram in this data sheet.
- For more information about CSSU, CSHD, CSDS, and the serial chip select timing operating clock, see FM4 Family Peripheral Manual Main Part (002-04856).
- When the external load capacitance  $C_L = 30 \text{ pF}$ .



MS bit = 0



MS bit = 1

\*: Changes when writing to TDR register

### 12.4.19 I<sup>2</sup>S Timing

#### Master Mode Timing

(V<sub>CC</sub> = 2.7V to 5.5V, V<sub>SS</sub> = 0V)

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Max		
Output frequency	f <sub>MCYC</sub>	I <sub>2</sub> SCK	-	-	12.288	MHz	
Output clock pulse width	t <sub>MHW</sub>	I <sub>2</sub> SCK	-	45	55	%	
	t <sub>MLW</sub>			45	55	%	
I <sub>2</sub> SCK→I <sub>2</sub> SWS delay time	t <sub>DFS</sub>	I <sub>2</sub> SCK, I <sub>2</sub> SWS	-	0	24.0	ns	
I <sub>2</sub> SCK→I <sub>2</sub> SDO delay time*	t <sub>DDO</sub>	I <sub>2</sub> SCK, I <sub>2</sub> SDO	-	0	24.0	ns	
I <sub>2</sub> SDI→I <sub>2</sub> SCK setup time	t <sub>HSDI</sub>	I <sub>2</sub> SCK, I <sub>2</sub> SDI	-	25.0	-	ns	
I <sub>2</sub> SDI→I <sub>2</sub> SCK hold time	t <sub>HDI</sub>		-	0	-	ns	
Input signal rise time	t <sub>FI</sub>	I <sub>2</sub> SDI	-	-	5	ns	
Input signal fall time	t <sub>FI</sub>		-	-	5	ns	


\*: Except for the first bit of transmission frame

#### Notes:

- When the external load capacitance C<sub>L</sub> = 20 pF
- When I<sub>2</sub>SWS = 48 kHz, I<sub>2</sub>MCLK = 256 × I<sub>2</sub>SWS  
Frame synchronization signal (I<sub>2</sub>SWS) is settable to 48 kHz, 32 kHz, 16 kHz.  
See Chapter7-2: I<sup>2</sup>S (Inter-IC Sound bus) Interface in FM4 Family Peripheral Manual Communication Macro Part (002-04862) for the details.

## Definition of 12-bit A/D Converter Terms

- Resolution: Analog variation that is recognized by an A/D converter.
- Integral Nonlinearity: Deviation of the line between the zero-transition point (0b000000000000  $\longleftrightarrow$  0b000000000001) and the full-scale transition point (0b111111111110  $\longleftrightarrow$  0b111111111111) from the actual conversion characteristics.
- Differential Nonlinearity: Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.



$$\text{Integral Nonlinearity of digital output } N = \frac{V_{NT} - \{1\text{LSB} \times (N - 1) + V_{ZT}\}}{1\text{LSB}} \text{ [LSB]}$$

$$\text{Differential Nonlinearity of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1\text{LSB}} - 1 \text{ [LSB]}$$


$$1\text{LSB} = \frac{V_{FST} - V_{ZT}}{4094}$$

N: A/D converter digital output value.

$V_{ZT}$ : Voltage at which the digital output changes from 0x000 to 0x001.

$V_{FST}$ : Voltage at which the digital output changes from 0xFFE to 0xFFFF.

$V_{NT}$ : Voltage at which the digital output changes from 0x(N - 1) to 0xN.

**Example of Standby Recovery Operation (when in Internal Resource Interrupt Recovery\*)**


\*: Depending on the standby mode, interrupt from the internal resource is not included in the recovery cause.

**Notes:**

- The return factor is different in each low-power consumption mode. See Chapter 6: Low Power Consumption Mode and Operations of Standby Modes in FM4 Family Peripheral Manual Main Part (002-04856).
- The recovery process is unique for each operating mode. See Chapter 6: Low Power Consumption Mode in FM4 Family Peripheral Manual Main Part (002-04856).