

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Detuns	
Product Status	Discontinued at Digi-Key
Core Processor	C166SV2
Core Size	16/32-Bit
Speed	66MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, SPI, SSC, UART/USART, USI
Peripherals	DMA, I ² S, POR, PWM, WDT
Number of I/O	75
Program Memory Size	448KB (448K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	34K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP Exposed Pad
Supplier Device Package	PG-LQFP-100-3
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/xc226456f66lackxuma1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1 Summary of Features

For a quick overview and easy reference, the features of the XC226x are summarized here.

- High-performance CPU with five-stage pipeline
 - 12.5 ns instruction cycle at 80 MHz CPU clock (single-cycle execution)
 - One-cycle 32-bit addition and subtraction with 40-bit result
 - One-cycle multiplication (16 × 16 bit)
 - Background division (32 / 16 bit) in 21 cycles
 - One-cycle multiply-and-accumulate (MAC) instructions
 - Enhanced Boolean bit manipulation facilities
 - Zero-cycle jump execution
 - Additional instructions to support HLL and operating systems
 - Register-based design with multiple variable register banks
 - Fast context switching support with two additional local register banks
 - 16 Mbytes total linear address space for code and data
 - 1024 Bytes on-chip special function register area (C166 Family compatible)
 - Interrupt system with 16 priority levels for up to 87 sources
 - Selectable external inputs for interrupt generation and wake-up
 - Fastest sample-rate 12.5 ns
- Eight-channel interrupt-driven single-cycle data transfer with Peripheral Event Controller (PEC), 24-bit pointers cover total address space
- Clock generation from internal or external clock sources, using on-chip PLL or prescaler
- On-chip memory modules
 - 1 Kbyte on-chip stand-by RAM (SBRAM)
 - 2 Kbytes on-chip dual-port RAM (DPRAM)
 - 16 Kbytes on-chip data SRAM (DSRAM)
 - Up to 64 Kbytes on-chip program/data SRAM (PSRAM)
 - Up to 768 Kbytes on-chip program memory (Flash memory)
- On-Chip Peripheral Modules
 - Two Synchronizable A/D Converters with up to 16 channels, 10-bit resolution, conversion time below 1 μ s, optional data preprocessing (data reduction, range check)
 - 16-channel general purpose capture/compare unit (CAPCOM2)
 - Up to four capture/compare units for flexible PWM signal generation (CCU6x)
 - Multi-functional general purpose timer unit with 5 timers

٠



General Device Information

Notes to Pin Definitions

 Ctrl.: The output signal for a port pin is selected by bitfield PC in the associated register Px_IOCRy. Output O0 is selected by setting the respective bitfield PC to 1x00_B, output O1 is selected by 1x01_B, etc. Output signal OH is controlled by hardware.

2. **Type**: Indicates the pad type used (St=standard pad, Sp=special pad, DP=double pad, In=input pad, PS=power supply) and its power supply domain (A, B, M, 1).

Pin	Symbol	Ctrl.	Туре	Function
3	TESTM	1	In/B	Testmode Enable Enables factory test modes, must be held HIGH for normal operation (connect to $V_{\rm DDPB}$). An internal pullup device will hold this pin high when nothing is driving it.
4	P7.2	O0 / I	St/B	Bit 2 of Port 7, General Purpose Input/Output
	EMUX0	01	St/B	External Analog MUX Control Output 0 (ADC1)
	TxDC4	02	St/B	CAN Node 4 Transmit Data Output
	CCU62_ CCPOS0A	I	St/B	CCU62 Position Input 0
	TDI_C	I	St/B	JTAG Test Data Input
5	TRST	1	In/B	Test-System Reset Input For normal system operation, pin TRST should be held low. A high level at this pin at the rising edge of PORST activates the XC226x's debug system. In this case, pin TRST must be driven low once to reset the debug system. An internal pulldown device will hold this pin low when nothing is driving it.
6	P7.0	O0 / I	St/B	Bit 0 of Port 7, General Purpose Input/Output
	T3OUT	01	St/B	GPT1 Timer T3 Toggle Latch Output
	T6OUT	02	St/B	GPT2 Timer T6 Toggle Latch Output
	TDO_A	ОН	St/B	JTAG Test Data Output
	ESR2_1	1	St/B	ESR2 Trigger Input 1
	RxDC4B	Ι	St/B	CAN Node 4 Receive Data Input

Table 4 Pin Definitions and Functions



Table	e 4 Pin De	finitior	ns and	Functions (cont'd)
Pin	Symbol	Ctrl.	Туре	Function
7	P7.3	O0 / I	St/B	Bit 3 of Port 7, General Purpose Input/Output
	EMUX1	01	St/B	External Analog MUX Control Output 1 (ADC1)
	U0C1_DOUT	02	St/B	USIC0 Channel 1 Shift Data Output
	U0C0_DOUT	O3	St/B	USIC0 Channel 0 Shift Data Output
	CCU62_ CCPOS1A	1	St/B	CCU62 Position Input 1
	TMS_C	I	St/B	JTAG Test Mode Selection Input
	U0C1_DX0F	I	St/B	USIC0 Channel 1 Shift Data Input
8	P7.1	O0 / I	St/B	Bit 1 of Port 7, General Purpose Input/Output
	EXTCLK	01	St/B	Programmable Clock Signal Output
	TxDC4	02	St/B	CAN Node 4 Transmit Data Output
	CCU62_ CTRAPA	I	St/B	CCU62 Emergency Trap Input
	BRKIN_C	I	St/B	OCDS Break Signal Input
9	P7.4	O0 / I	St/B	Bit 4 of Port 7, General Purpose Input/Output
	EMUX2	01	St/B	External Analog MUX Control Output 2 (ADC1)
	U0C1_DOUT	02	St/B	USIC0 Channel 1 Shift Data Output
	U0C1_ SCLKOUT	O3	St/B	USIC0 Channel 1 Shift Clock Output
	CCU62_ CCPOS2A	1	St/B	CCU62 Position Input 2
	TCK_C	I	St/B	JTAG Clock Input
	U0C0_DX0D	I	St/B	USIC0 Channel 0 Shift Data Input
	U0C1_DX1E	I	St/B	USIC0 Channel 1 Shift Clock Input
11	P6.0	O0 / I	St/A	Bit 0 of Port 6, General Purpose Input/Output
	EMUX0	01	St/A	External Analog MUX Control Output 0 (ADC0)
	BRKOUT	O3	St/A	OCDS Break Signal Output
	ADCx_ REQGTyC	I	St/A	External Request Gate Input for ADC0/1
	U1C1_DX0E	I	St/A	USIC1 Channel 1 Shift Data Input



Table	Table 4Pin Definitions and Functions (cont'd)							
Pin	Symbol	Ctrl.	Туре	Function				
60	P10.1	O0 / I	St/B	Bit 1 of Port 10, General Purpose Input/Output				
	U0C0_DOUT	01	St/B	USIC0 Channel 0 Shift Data Output				
	CCU60_ CC61	02 / 1	St/B	CCU60 Channel 1 Input/Output				
	AD1	OH/I	St/B	External Bus Interface Address/Data Line 1				
	U0C0_DX0B	I	St/B	USIC0 Channel 0 Shift Data Input				
	U0C0_DX1A	I	St/B	USIC0 Channel 0 Shift Clock Input				
61	P0.3	O0 / I	St/B	Bit 3 of Port 0, General Purpose Input/Output				
	U1C0_ SELO0	01	St/B	USIC1 Channel 0 Select/Control 0 Output				
	U1C1_ SELO1	02	St/B	USIC1 Channel 1 Select/Control 1 Output				
	CCU61_ COUT60	O3	St/B	CCU61 Channel 0 Output				
	A3	OH	St/B	External Bus Interface Address Line 3				
	U1C0_DX2A	I	St/B	USIC1 Channel 0 Shift Control Input				
	RxDC0B	I	St/B	CAN Node 0 Receive Data Input				
62	P10.2	O0 / I	St/B	Bit 2 of Port 10, General Purpose Input/Output				
	U0C0_ SCLKOUT	01	St/B	USIC0 Channel 0 Shift Clock Output				
	CCU60_ CC62	02 / I	St/B	CCU60 Channel 2 Input/Output				
	AD2	OH/I	St/B	External Bus Interface Address/Data Line 2				
	U0C0_DX1B	I	St/B	USIC0 Channel 0 Shift Clock Input				



PinSymbolCtrl.TypeFunction71P0.6O0 / ISt/BBit 6 of Port 0, General Purpose Input/Output11U1C1_DOUTO1St/BUSIC1 Channel 1 Shift Data OutputTxDC1O2St/BCAN Node 1 Transmit Data OutputCCU61_O3St/BCCU61 Channel 3 OutputCOUT63A6OHSt/BExternal Bus Interface Address Line 6U1C1_DX0AISt/BUSIC1 Channel 1 Shift Data InputCCU61_ISt/BCCU61 Emergency Trap InputCTRAPAISt/BUSIC1 Channel 1 Shift Clock Input72P10.6O0 / ISt/BUSIC0 Channel 0 Shift Data OutputU1C0_DOUTO1St/BUSIC0 Channel 0 Shift Data OutputTxDC4O2St/BUSIC1 Channel 1 Shift Clock Input72P10.6O0 / ISt/BUSIC0 Channel 0 Shift Data OutputU1C0_DOUTO1St/BUSIC1 Channel 0 Shift Data OutputU1C0_DOUTO1St/BUSIC1 Channel 0 Shift Data OutputU1C0_DOUTO1St/BUSIC1 Channel 0 Shift Data InputU1C0_DDXC1ISt/BUSIC0 Channel 0 Shift Data InputU1C1_DDUTO1St/BUSIC1 Channel 0 Shift Control InputCCU60_ISt/BUSIC0 Channel 0 Shift Data OutputU0C1_DDUCISt/BUSIC0 Channel 0 Shift Data OutputTxDC4O2St/BCCU60 Emergency Trap InputCTRAPAISt/BUSIC0 Channel 0 Shift Data Output <th>Table</th> <th>e 4 Pin De</th> <th>finitior</th> <th>ns and</th> <th>Functions (cont'd)</th>	Table	e 4 Pin De	finitior	ns and	Functions (cont'd)
U1C1_DOUT O1 St/B USIC1 Channel 1 Shift Data Output TxDC1 O2 St/B CAN Node 1 Transmit Data Output CCU61_ COUT63 O3 St/B CCU61 Channel 3 Output A6 OH St/B External Bus Interface Address Line 6 U1C1_DX0A I St/B CCU61 Emergency Trap Input CTRAPA I St/B CCU61 Emergency Trap Input TXDC4 O2 St/B USIC1 Channel 1 Shift Data Input T2 P10.6 O0 / I St/B Bit 6 of Port 10, General Purpose Input/Output U0C0_DOUT O1 St/B USIC0 Channel 0 Shift Data Output TXDC4 O2 St/B CAN Node 4 Transmit Data Output U1C0_ O3 St/B USIC1 Channel 0 Shift Data Input U1C0_ O3 St/B USIC1 Channel 0 Shift Data Input U1C0_DX0C I St/B USIC1 Channel 0 Shift Data Input U1C0_DX0ZD I St/B USIC1 Channel 0 Shift Data Input U1C0_DX0ZD I St/B USIC1 Channel 0 Shift Control Inpu	Pin	Symbol	Ctrl.	Туре	Function
TxDC1O2St/BCAN Node 1 Transmit Data OutputCCU61 COUT63O3St/BCCU61 Channel 3 OutputA6OHSt/BExternal Bus Interface Address Line 6U1C1_DX0AISt/BUSIC1 Channel 1 Shift Data InputCCU61_ CTRAPAISt/BCCU61 Emergency Trap Input72P10.6O0 / ISt/BUSIC1 Channel 1 Shift Clock Input72P10.6O0 / ISt/BUSIC0 Channel 0 Shift Data OutputTxDC4O2St/BUSIC1 Channel 0 Shift Data OutputTxDC4O2St/BUSIC1 Channel 0 Shift Data OutputTxDC4O2St/BUSIC1 Channel 0 Shift Data OutputU1C0_ SELO0O3St/BUSIC1 Channel 0 Shift Data OutputTxDC4O2St/BUSIC1 Channel 0 Shift Data InputU1C0_DX0CISt/BUSIC0 Channel 0 Shift Data InputU1C0_DX2DISt/BUSIC1 Channel 0 Shift Data InputU1C0_DX2DISt/BUSIC1 Channel 0 Shift Control InputCCU60_ 	71	P0.6	O0 / I	St/B	Bit 6 of Port 0, General Purpose Input/Output
CCU61_ COUT63O3St/BCCU61 Channel 3 OutputA6OHSt/BExternal Bus Interface Address Line 6U1C1_DX0AISt/BUSIC1 Channel 1 Shift Data InputCCU61_ CTRAPAISt/BCCU61 Emergency Trap Input72P10.6O0 / ISt/BUSIC1 Channel 1 Shift Clock Input72P10.6O0 / ISt/BUSIC0 Channel 0 Shift Data Output74U0C0_DOUTO1St/BUSIC0 Channel 0 Shift Data Output75V1C0_ SELO0O3St/BUSIC1 Channel 0 Shift Data Output76V1C0_ SELO0O3St/BUSIC1 Channel 0 Shift Data Output77V1C0_ SELO0O3St/BUSIC1 Channel 0 Shift Data Output78V1C0_ SELO0O3St/BUSIC1 Channel 0 Shift Data Input73P10.7O0 / ISt/BUSIC1 Channel 0 Shift Data Input73P10.7O0 / ISt/BUSIC0 Channel 1 Shift Data Output73P10.7O1 / ISt/BUSIC0 Channel 3 Output74AD7OH / ISt/BUSIC0 Channel 3 Output75P10.7O1 / ISt/BUSIC0 Channel 3 Output76CU60_ COUT63O2St/BCCU60 Channel 3 Output77O4 / ISt/BUSIC0 Channel 3 Output78P10.7OH / ISt/BUSIC0 Channel 3 Output79CU60_ COUT63O2St/BCCU60 Channel 3 Output74O4 / ISt/BUSIC0 Channel 3 Outp		U1C1_DOUT	01	St/B	USIC1 Channel 1 Shift Data Output
COUT63 Image: String Stri		TxDC1	02	St/B	CAN Node 1 Transmit Data Output
U1C1_DX0AISt/BUSIC1 Channel 1 Shift Data InputCCU61_ CTRAPAISt/BCCU61 Emergency Trap Input72P10.6O0 / ISt/BBit 6 of Port 10, General Purpose Input/Output72P10.6O0 / ISt/BUSIC0 Channel 0 Shift Data Output72P10.6O2St/BCAN Node 4 Transmit Data Output73V1C0_ SELOOO3St/BUSIC1 Channel 0 Shift Data Input74O20_DXUCISt/BUSIC1 Channel 0 Shift Data Input73P10.7O0 / ISt/BUSIC1 Channel 1 Shift Data Output73P10.7O0 / ISt/BUSIC0 Channel 1 Shift Data Output74OC1_DOUTO1St/BUSIC1 Channel 0 Shift Data Input75P10.7O0 / ISt/BUSIC0 Channel 1 Shift Data Output74OC1_DOUTO1St/BUSIC0 Channel 1 Shift Data Output75P10.7O0 / ISt/BUSIC0 Channel 1 Shift Data Output76OC1_DOUTO1St/BUSIC0 Channel 1 Shift Data Output77OU1St/BUSIC0 Channel 1 Shift Data Output78P10.7OH / ISt/BUSIC0 Channel 3 Output79OU1_DOUTO1St/BUSIC0 Channel 3 Output70OH / ISt/BUSIC0 Channel 1 Shift Data Input71OC1_DX0BISt/BUSIC0 Channel 1 Shift Data Input72OUC1_DX0BISt/BUSIC0 Channel 1 Shift Data Input73OUC1_DX0B		_	O3	St/B	CCU61 Channel 3 Output
CCU61_ CTRAPAISt/BCCU61 Emergency Trap Input72P10.6O0 / ISt/BUSIC1 Channel 1 Shift Clock Input72P10.6O0 / ISt/BBit 6 of Port 10, General Purpose Input/Output74U0C0_DOUTO1St/BUSIC0 Channel 0 Shift Data Output75TxDC4O2St/BCAN Node 4 Transmit Data Output76U1C0_ SELOOO3St/BUSIC1 Channel 0 Select/Control 0 Output76AD6OH / ISt/BUSIC0 Channel 0 Shift Data Input77U1C0_DX0CISt/BUSIC0 Channel 0 Shift Data Input78U1C0_DX2DISt/BUSIC1 Channel 0 Shift Control Input73P10.7O0 / ISt/BCCU60 Emergency Trap Input73P10.7O0 / ISt/BUSIC0 Channel 1 Shift Data Output74U0C1_DOUTO1St/BUSIC0 Channel 3 Output75P10.7OH / ISt/BCCU60 Channel 3 Output76OH / ISt/BUSIC0 Channel 3 Output77OH / ISt/BUSIC0 Channel 3 Output78P10.7OH / ISt/BCCU60 Channel 3 Output79P10.7OI / St/BUSIC0 Channel 1 Shift Data Input70CU60_ COUT63ISt/BCCU60 Channel 3 Output79P10.7OH / ISt/BUSIC0 Channel 1 Shift Data Input70CU60_ COUT63ISt/BUSIC0 Channel 1 Shift Data Input		A6	OH	St/B	External Bus Interface Address Line 6
CTRAPAISt/BUSIC1 Channel 1 Shift Clock Input72P10.6O0 / ISt/BBit 6 of Port 10, General Purpose Input/Output10C0_DOUTO1St/BUSIC0 Channel 0 Shift Data Output1xDC4O2St/BCAN Node 4 Transmit Data Output1xDC4O2St/BUSIC1 Channel 0 Select/Control 0 Output1C0_SELO0O3St/BUSIC1 Channel 0 Select/Control 0 OutputAD6OH / ISt/BUSIC0 Channel 0 Shift Data InputU1C0_DX0CISt/BUSIC1 Channel 0 Shift Control InputU1C0_DX2DISt/BUSIC1 Channel 0 Shift Control InputU1C0_DX2DISt/BUSIC1 Channel 0 Shift Control InputU1C0_DX2DISt/BUSIC1 Channel 0 Shift Control InputU1C1_DX2DISt/BUSIC1 Channel 0 Shift Control InputCCU60_ CU163ISt/BCCU60 Emergency Trap Input73P10.7O0 / ISt/BUSIC0 Channel 1 Shift Data OutputU0C1_DOUTO1St/BUSIC0 Channel 3 OutputCU60_ COUT63O2St/BCCU60 Channel 3 OutputAD7OH / ISt/BUSIC0 Channel 1 Shift Data InputU0C1_DX0BISt/BUSIC0 Channel 1 Shift Data InputCU60_ CCPOS0AISt/BUSIC0 Channel 1 Shift Data Input		U1C1_DX0A	1	St/B	USIC1 Channel 1 Shift Data Input
72P10.6O0 / ISt/BBit 6 of Port 10, General Purpose Input/OutputU0C0_DOUTO1St/BUSIC0 Channel 0 Shift Data OutputTxDC4O2St/BCAN Node 4 Transmit Data OutputU1C0_ SELO0O3St/BUSIC1 Channel 0 Select/Control 0 OutputAD6OH / ISt/BUSIC0 Channel 0 Shift Data InputU1C0_DX0CISt/BUSIC1 Channel 0 Shift Data InputU1C0_DX2DISt/BUSIC1 Channel 0 Shift Control InputCCU60_ CTRAPAISt/BUSIC1 Channel 0 Shift Control Input73P10.7O0 / ISt/BUSIC0 Channel 1 Shift Data OutputU0C1_DOUTO1St/BUSIC0 Channel 1 Shift Data OutputCCU60_ COUT63O2St/BCCU60 Channel 1 Shift Data OutputAD7OH / ISt/BUSIC0 Channel 3 OutputOC1_DX0BISt/BUSIC0 Channel 1 Shift Data InputCCU60_ CCPOS0AISt/BCCU60 Position Input 0		_	I	St/B	CCU61 Emergency Trap Input
U0C0_DOUTO1St/BUSIC0 Channel 0 Shift Data OutputTxDC4O2St/BCAN Node 4 Transmit Data OutputU1C0_ SELO0O3St/BUSIC1 Channel 0 Select/Control 0 OutputAD6OH / ISt/BUSIC1 Channel 0 Select/Control 0 OutputU0C0_DX0CISt/BUSIC0 Channel 0 Shift Data InputU1C0_DX2DISt/BUSIC1 Channel 0 Shift Control InputCCU60_ CTRAPAISt/BUSIC1 Channel 0 Shift Control Input73P10.7O0 / ISt/BBit 7 of Port 10, General Purpose Input/OutputU0C1_DOUTO1St/BUSIC0 Channel 1 Shift Data OutputCCU60_ COUT63O2St/BCCU60 Channel 3 OutputAD7OH / ISt/BUSIC0 Channel 3 OutputOC1_DX0BISt/BUSIC0 Channel 1 Shift Data InputCCU60_ CCPOS0AISt/BCCU60 Position Input 0		U1C1_DX1B	I	St/B	USIC1 Channel 1 Shift Clock Input
TxDC4O2St/BCAN Node 4 Transmit Data OutputU1C0_ SELO0O3St/BUSIC1 Channel 0 Select/Control 0 OutputAD6OH / ISt/BExternal Bus Interface Address/Data Line 6U0C0_DX0CISt/BUSIC0 Channel 0 Shift Data InputU1C0_DX2DISt/BUSIC1 Channel 0 Shift Control InputCCU60_ CTRAPAISt/BCCU60 Emergency Trap Input73P10.7O0 / ISt/BUSIC0 Channel 1 Shift Data OutputU0C1_DOUTO1St/BUSIC0 Channel 3 OutputCCU60_ COUT63O2St/BCCU60 Channel 3 OutputAD7OH / ISt/BExternal Bus Interface Address/Data Line 7U0C1_DX0BISt/BUSIC0 Channel 1 Shift Data InputCCU60_ COUT63OH / ISt/BCCU60 Channel 3 OutputAD7OH / ISt/BUSIC0 Channel 1 Shift Data InputCCU60_ CCPOS0AISt/BUSIC0 Channel 1 Shift Data Input	72	P10.6	O0 / I	St/B	Bit 6 of Port 10, General Purpose Input/Output
U1C0_ SELO0O3St/BUSIC1 Channel 0 Select/Control 0 OutputAD6OH / ISt/BExternal Bus Interface Address/Data Line 6U0C0_DX0CISt/BUSIC0 Channel 0 Shift Data InputU1C0_DX2DISt/BUSIC1 Channel 0 Shift Control InputCCU60_ CTRAPAISt/BCCU60 Emergency Trap Input73P10.7O0 / ISt/BBit 7 of Port 10, General Purpose Input/OutputU0C1_DOUTO1St/BUSIC0 Channel 1 Shift Data OutputCCU60_ COUT63O2St/BCCU60 Channel 3 OutputAD7OH / ISt/BExternal Bus Interface Address/Data Line 7U0C1_DX0BISt/BUSIC0 Channel 1 Shift Data InputCCU60_ COUT63ISt/BCCU60 Position Input 0		U0C0_DOUT	01	St/B	USIC0 Channel 0 Shift Data Output
SELOOImage: SELOOSELOOAD6OH/ISt/BExternal Bus Interface Address/Data Line 6U0C0_DX0CISt/BUSIC0 Channel 0 Shift Data InputU1C0_DX2DISt/BUSIC1 Channel 0 Shift Control InputCCU60_ CTRAPAISt/BCCU60 Emergency Trap Input73P10.7O0 / ISt/BBit 7 of Port 10, General Purpose Input/OutputU0C1_DOUTO1St/BUSIC0 Channel 1 Shift Data OutputCCU60_ COUT63O2St/BCCU60 Channel 3 OutputAD7OH / ISt/BExternal Bus Interface Address/Data Line 7U0C1_DX0BISt/BUSIC0 Channel 1 Shift Data InputCCU60_ CCPOS0AISt/BCCU60 Position Input 0		TxDC4	02	St/B	CAN Node 4 Transmit Data Output
U0C0_DX0CISt/BUSIC0 Channel 0 Shift Data InputU1C0_DX2DISt/BUSIC1 Channel 0 Shift Control InputCCU60_ CTRAPAISt/BCCU60 Emergency Trap Input73P10.7O0 / ISt/BBit 7 of Port 10, General Purpose Input/OutputU0C1_DOUTO1St/BUSIC0 Channel 1 Shift Data OutputCCU60_ COUT63O2St/BCCU60 Channel 3 OutputAD7OH / ISt/BExternal Bus Interface Address/Data Line 7U0C1_DX0BISt/BCCU60 Position Input 0CCU60_ CCPOS0AISt/BCCU60 Position Input 0		_	O3	St/B	USIC1 Channel 0 Select/Control 0 Output
U1C0_DX2DISt/BUSIC1 Channel 0 Shift Control InputCCU60_ CTRAPAISt/BCCU60 Emergency Trap Input73P10.7O0 / ISt/BBit 7 of Port 10, General Purpose Input/OutputU0C1_DOUTO1St/BUSIC0 Channel 1 Shift Data OutputCCU60_ COUT63O2St/BCCU60 Channel 3 OutputAD7OH / ISt/BExternal Bus Interface Address/Data Line 7U0C1_DX0BISt/BUSIC0 Channel 1 Shift Data InputCCU60_ CCPOS0AISt/BCCU60 Position Input 0		AD6	OH/I	St/B	External Bus Interface Address/Data Line 6
CCU60_ CTRAPAISt/BCCU60 Emergency Trap Input73P10.7O0 / ISt/BBit 7 of Port 10, General Purpose Input/OutputU0C1_DOUTO1St/BUSIC0 Channel 1 Shift Data OutputCCU60_ COUT63O2St/BCCU60 Channel 3 OutputAD7OH / ISt/BExternal Bus Interface Address/Data Line 7U0C1_DX0BISt/BUSIC0 Channel 1 Shift Data InputCCU60_ CCPOS0AISt/BCCU60 Position Input 0		U0C0_DX0C	1	St/B	USIC0 Channel 0 Shift Data Input
CTRAPACTRAPA73P10.7O0 / ISt/BBit 7 of Port 10, General Purpose Input/OutputU0C1_DOUTO1St/BUSIC0 Channel 1 Shift Data OutputCCU60_ COUT63O2St/BCCU60 Channel 3 OutputAD7OH / ISt/BExternal Bus Interface Address/Data Line 7U0C1_DX0BISt/BUSIC0 Channel 1 Shift Data InputCCU60_ CCPOS0AISt/BCCU60 Position Input 0		U1C0_DX2D	1	St/B	USIC1 Channel 0 Shift Control Input
U0C1_DOUTO1St/BUSIC0 Channel 1 Shift Data OutputCCU60_ COUT63O2St/BCCU60 Channel 3 OutputAD7OH / ISt/BExternal Bus Interface Address/Data Line 7U0C1_DX0BISt/BUSIC0 Channel 1 Shift Data InputCCU60_ CCPOS0AISt/BCCU60 Position Input 0		_	I	St/B	CCU60 Emergency Trap Input
CCU60_ COUT63O2St/BCCU60 Channel 3 OutputAD7OH / ISt/BExternal Bus Interface Address/Data Line 7U0C1_DX0BISt/BUSIC0 Channel 1 Shift Data InputCCU60_ CCPOS0AISt/BCCU60 Position Input 0	73	P10.7	O0 / I	St/B	Bit 7 of Port 10, General Purpose Input/Output
COUT63Image: Courtest of the second seco		U0C1_DOUT	01	St/B	USIC0 Channel 1 Shift Data Output
U0C1_DX0BISt/BUSIC0 Channel 1 Shift Data InputCCU60_ CCPOS0AISt/BCCU60 Position Input 0		_	O2	St/B	CCU60 Channel 3 Output
CCU60_ I St/B CCU60 Position Input 0 CCPOS0A I St/B CCU60 Position Input 0		AD7	OH/I	St/B	External Bus Interface Address/Data Line 7
CCPOSOA		U0C1_DX0B	I	St/B	USIC0 Channel 1 Shift Data Input
RxDC4C I St/B CAN Node 4 Receive Data Input		_	I	St/B	CCU60 Position Input 0
		RxDC4C	I	St/B	CAN Node 4 Receive Data Input



Table	e 4 Pin De	finition	is and	Functions (cont'd)
Pin	Symbol	Ctrl.	Туре	Function
83	P10.11	O0 / I	St/B	Bit 11 of Port 10, General Purpose Input/Output
	U1C0_ SCLKOUT	01	St/B	USIC1 Channel 0 Shift Clock Output
	BRKOUT	O2	St/B	OCDS Break Signal Output
	AD11	OH/I	St/B	External Bus Interface Address/Data Line 11
	U1C0_DX1D	I	St/B	USIC1 Channel 0 Shift Clock Input
	RxDC2B	I	St/B	CAN Node 2 Receive Data Input
	TMS_B	I	St/B	JTAG Test Mode Selection Input
84	P1.2	O0 / I	St/B	Bit 2 of Port 1, General Purpose Input/Output
	CCU62_ CC62	01 / I	St/B	CCU62 Channel 2 Input/Output
	U1C0_ SELO6	O2	St/B	USIC1 Channel 0 Select/Control 6 Output
	U2C1_ SCLKOUT	O3	St/B	USIC2 Channel 1 Shift Clock Output
	A10	OH	St/B	External Bus Interface Address Line 10
	ESR1_4	I	St/B	ESR1 Trigger Input 4
	CCU61_ T12HRB	1	St/B	External Run Control Input for T12 of CCU61
	EX2AINA	I	St/B	External Interrupt Trigger Input
	U2C1_DX0D	I	St/B	USIC2 Channel 1 Shift Data Input
	U2C1_DX1C	I	St/B	USIC2 Channel 1 Shift Clock Input
85	P10.12	O0 / I	St/B	Bit 12 of Port 10, General Purpose Input/Output
	U1C0_DOUT	01	St/B	USIC1 Channel 0 Shift Data Output
	TxDC2	02	St/B	CAN Node 2 Transmit Data Output
	TDO_B	O3	St/B	JTAG Test Data Output
	AD12	OH/I	St/B	External Bus Interface Address/Data Line 12
	U1C0_DX0C	I	St/B	USIC1 Channel 0 Shift Data Input
	U1C0_DX1E	I	St/B	USIC1 Channel 0 Shift Clock Input



General Device Information

2) Pin TRef was used to control the core voltage generation in step AA. For that step, pin TRef must be connected to *V*_{DDPB}.

This connection is no more required from step AB on. For the current step, pin TRef is logically not connected. Future derivatives will feature an additional general purpose IO pin at this position.



3 Functional Description

The architecture of the XC226x combines advantages of RISC, CISC, and DSP processors with an advanced peripheral subsystem in a well-balanced design. On-chip memory blocks allow the design of compact systems-on-silicon with maximum performance suited for computing, control, and communication.

The on-chip memory blocks (program code memory and SRAM, dual-port RAM, data SRAM) and the generic peripherals are connected to the CPU by separate high-speed buses. Another bus, the LXBus, connects additional on-chip resources and external resources (see **Figure 3**). This bus structure enhances overall system performance by enabling the concurrent operation of several subsystems of the XC226x.

The block diagram gives an overview of the on-chip components and the advanced internal bus structure of the XC226x.




Figure 3 Block Diagram



With this hardware most XC226x instructions can be executed in a single machine cycle of 12.5 ns with an 80-MHz CPU clock. For example, shift and rotate instructions are always processed during one machine cycle, no matter how many bits are shifted. Also, multiplication and most MAC instructions execute in one cycle. All multiple-cycle instructions have been optimized so that they can be executed very fast; for example, a 32-/16-bit division is started within 4 cycles while the remaining cycles are executed in the background. Another pipeline optimization, the branch target prediction, eliminates the execution time of branch instructions if the prediction was correct.

The CPU has a register context consisting of up to three register banks with 16 wordwide GPRs each at its disposal. One of these register banks is physically allocated within the on-chip DPRAM area. A Context Pointer (CP) register determines the base address of the active register bank accessed by the CPU at any time. The number of these register bank copies is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 32 Kwords is provided for storage of temporary data. The system stack can be allocated to any location within the address space (preferably in the on-chip RAM area); it is accessed by the CPU with the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared with the stack pointer value during each stack access to detect stack overflow or underflow.

The high performance of the CPU hardware implementation can be best utilized by the programmer with the highly efficient XC226x instruction set. This includes the following instruction classes:

- Standard Arithmetic Instructions
- DSP-Oriented Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction
- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

The basic instruction length is either 2 or 4 bytes. Possible operand types are bits, bytes and words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.



The XC226x includes an excellent mechanism to identify and process exceptions or error conditions that arise during run-time, the so-called 'Hardware Traps'. A hardware trap causes an immediate non-maskable system reaction similar to a standard interrupt service (branching to a dedicated vector table location). The occurrence of a hardware trap is also indicated by a single bit in the trap flag register (TFR). Unless another higher-priority trap service is in progress, a hardware trap will interrupt any ongoing program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

Table 7 shows all possible exceptions or error conditions that can arise during runtime:

Exception Condition	Trap Flag	Trap Vector	Vector Location ¹⁾	Trap Number	Trap Priority
Reset Functions	-	RESET	xx'0000 _H	00 _H	111
 Class A Hardware Traps: System Request 0 Stack Overflow Stack Underflow Software Break 	SR0 STKOF STKUF SOFTBRK	SR0TRAP STOTRAP STUTRAP SBRKTRAP	xx'0008 _H xx'0010 _H xx'0018 _H xx'0020 _H	02 _H 04 _H 06 _H 08 _H	
 Class B Hardware Traps: System Request 1 Undefined Opcode Memory Access Error Protected Instruction Fault Illegal Word Operand Access 	SR1 UNDOPC ACER PRTFLT ILLOPA	BTRAP BTRAP BTRAP BTRAP BTRAP	xx'0028 _H xx'0028 _H xx'0028 _H xx'0028 _H xx'0028 _H xx'0028 _H	0A _H 0A _H 0A _H 0A _H	
Reserved	-	-	[2C _H - 3C _H]	[0B _H - 0F _H]	_
Software Traps: TRAP Instruction 	_	-	Any [xx'0000 _H - xx'01FC _H] in steps of 4 _H	Any [00 _н - 7F _н]	Current CPU Priority

Table 7Trap Summary

1) Register VECSEG defines the segment where the vector table is located to.

Bitfield VECSC in register CPUCON1 defines the distance between two adjacent vectors. This table represents the default setting, with a distance of 4 (two words) between two vectors.




When a capture/compare register has been selected for capture mode, the current contents of the allocated timer will be latched ('captured') into the capture/compare register in response to an external event at the port pin associated with this register. In addition, a specific interrupt request for this capture/compare register is generated. Either a positive, a negative, or both a positive and a negative external signal transition at the pin can be selected as the triggering event.

The contents of all registers selected for one of the five compare modes are continuously compared with the contents of the allocated timers.

When a match occurs between the timer value and the value in a capture/compare register, specific actions will be taken based on the compare mode selected.




Functional Description







Functional Description







Parameter	Symbol		Values	S	Unit	Note /	
		Min.	Тур.	Max.		Test Condition	
External Pin Load Capacitance	CL	-	20	-	pF	Pin drivers in default mode ⁶⁾	
Voltage Regulator Buffer Capacitance for DMP_M	$C_{\rm EVRM}$	1.0	-	4.7	μF	7)	
Voltage Regulator Buffer Capacitance for DMP_1	$C_{\rm EVR1}$	0.47	-	2.2	μF	One for each supply pin ⁷⁾	
Operating frequency	$f_{\rm SYS}$	-	-	80	MHz	8)	
Ambient temperature	T _A	_	_	_	°C	See Table 1	

Table 12Operating Condition Parameters (cont'd)

 If both core power domains are clocked, the difference between the power supply voltages must be less than 10 mV. This condition imposes additional constraints when using external power supplies. Do not combine internal and external supply of different core power domains.
 Do not supply the core power domains with two independent external voltage regulators. The simplest method

Do not supply the core power domains with two independent external voltage regulators. The simplest method is to supply both power domains directly via a single external power supply.

Performance of pad drivers, A/D Converter, and Flash module depends on V_{DDP}.
 If the external supply voltage V_{DDP} becomes lower than the specified operating range, a power reset must be generated. Otherwise, the core supply voltage V_{DDI} may rise above its specified operating range due to parasitic effects.

This power reset can be generated by the on-chip SWD. If the SWD is disabled the power reset must be generated by activating the PORST input.

- 3) Overload conditions occur if the standard operating conditions are exceeded, i.e. the voltage on any pin exceeds the specified range: $V_{OV} > V_{IHmax}$ ($I_{OV} > 0$) or $V_{OV} < V_{ILmin}$ ($I_{OV} < 0$). The absolute sum of input overload currents on all pins may not exceed **50 mA**. The supply voltages must remain within the specified limits. Proper operation under overload conditions depends on the application. Overload conditions must not occur on pin XTAL1 (powered by V_{DDI}).
- 4) Not subject to production test verified by design/characterization.
- 5) An overload current (I_{OV}) through a pin injects an error current (I_{INJ}) into the adjacent pins. This error current adds to that pin's leakage current (I_{OZ}). The value of the error current depends on the overload current and is defined by the overload coupling factor K_{OV} . The polarity of the injected error current is reversed from the polarity of the overload current that produces it.

The total current through a pin is $|I_{TOT}| = |I_{OZ}| + (|I_{OV}| \times K_{OV})$. The additional error current may distort the input voltage on analog inputs.

- 6) The timing is valid for pin drivers operating in default current mode (selected after reset). Reducing the output current may lead to increased delays or reduced driving capability (C_L).
- 7) To ensure the stability of the voltage regulators the EVRs must be buffered with ceramic capacitors. Separate buffer capacitors with the recomended values shall be connected as close as possible to each V_{DDI} pin to keep the resistance of the board tracks below 2 Ω . Connect all V_{DDI1} pins together. The minimum capacitance value is required for proper operation under all conditions (e.g. temperature). Higher values slightly increase the startup time.
- 8) The operating frequency range may be reduced for specific types of the XC226x. This is indicated in the device designation (...FxxL). 80-MHz devices are marked ...F80L.



4.2.2 DC Parameters for Lower Voltage Area

These parameters apply to the lower IO voltage range, 3.0 V $\leq V_{\text{DDP}} \leq$ 4.5 V.

Note / Parameter Symbol Values Unit **Test Condition** Min. Max. Тур. V Input low voltage V_{\parallel} SR -0.3 $0.3 \times$ _ _ (all except XTAL1) V_{DDP} Input high voltage $V_{\rm IH}$ SR 0.7 × V V_{DDP} _ _ (all except XTAL1) + 0.3 V_{DDP} Input Hysteresis²⁾ HYS CC 0.07 V V_{DDP} in [V], _ _ Series $\times V_{\text{DDP}}$ resistance = 0Ω $I_{\rm OL} \leq I_{\rm OLmax}^{3)}$ V_{OI} CC V Output low voltage 1.0 _ _ $I_{\rm OL} \leq I_{\rm OLnom}^{3)4)}$ V_{OI} CC V Output low voltage 0.4 $I_{\text{OH}} \ge I_{\text{OHmax}}^{3)}$ Output high voltage⁵⁾ V_{OH} CC V $V_{\rm DDP}$ _ - 1.0 $I_{\text{OH}} \ge I_{\text{OHnom}}^{3)4)}$ Output high voltage⁵⁾ V V_{OH} CC V_{DDP} _ _ - 0.4 $0 V < V_{IN} < V_{DDP}$ Input leakage current I_{071} CC ±10 ±200 nA (Port 5, Port 15)⁶⁾ $T_{.1} \le 110^{\circ}$ C, Input leakage current $I_{072} CC$ _ ± 0.2 ± 2.5 μA $(all other)^{6)7}$ $0.45 V < V_{IN}$ $< V_{\rm DDP}$ $T_{1} \le 150^{\circ} C_{2}$ Input leakage current $I_{072} CC$ ±0.2 ±8 μA _ (all other)⁶⁾⁷⁾ $0.45 V < V_{IN}$ $< V_{\rm DDP}$ $V_{\text{PIN}} \ge V_{\text{IH}} (\text{up})^{8)}$ Pull level keep current ±10 I_{PI K} _ _ μA $V_{\mathsf{PIN}} \leq V_{\mathsf{IL}} (\mathsf{dn})$ $V_{\text{PIN}} \leq V_{\text{II}} \text{ (up)}^{8)}$ Pull level force current I_{PIF} ±150 μA $V_{\text{PIN}} \ge V_{\text{IH}} (\text{dn})$ Pin capacitance⁹⁾ $C_{\rm IO}$ CC 10 pF _ _ (digital inputs/outputs)

Table 15DC Characteristics for Lower Voltage Range
(Operating Conditions apply)¹⁾

1) Keeping signal levels within the limits specified in this table ensures operation without overload conditions. For signal levels outside these specifications, also refer to the specification of the overload current I_{OV} .



Table 16Switching Power Consumption XC226x
(Operating Conditions apply)

Parameter	Sym-		Values	3	Unit	Note /	
	bol	Min. Typ.		Max.	-	Test Condition	
Power supply current (active) with all peripherals active and EVVRs on	I _{SACT}	-	10 + 0.6×f _{SYS}	10 + 1.0×f _{SYS}	mA	Active mode ¹⁾²⁾ $f_{\rm SYS}$ in [MHz]	
Power supply current in stopover mode, EVVRs on	I _{SSO}	-	1.0	2.0	mA	Stopover Mode ²⁾	
Power supply current in standby mode	I _{SSB}	-	150	250	μA	Standby mode, upper voltage area	
Power supply current in standby mode	I _{SSB}	-	70	150	μA	Standby mode, lower voltage area	

1) The pad supply voltage pins (V_{DDPB}) provide the input current for the on-chip EVVRs and the current consumed by the pin output drivers. A small current is consumed because the drivers' input stages are switched.

2) The pad supply voltage has only a minor influence on this parameter.



Electrical Parameters




Figure 13 Supply Current in Active Mode as a Function of Frequency



4.6.4 External Bus Timing

The following parameters specify the behavior of the XC226x bus interface.

Table 27 CLKOUT Reference Signal

Parameter	Sym	bol		Limits	Unit	Note / Test
			Min.	Max.		Condition
CLKOUT cycle time	<i>t</i> ₅	CC	40	/25/12.5 ¹⁾	ns	
CLKOUT high time	t ₆	CC	3	_	ns	
CLKOUT low time	<i>t</i> ₇	CC	3	_	ns	
CLKOUT rise time	<i>t</i> ₈	CC	_	3	ns	
CLKOUT fall time	t ₉	CC	_	3	ns	

1) The CLKOUT cycle time is influenced by the PLL jitter (given values apply to f_{SYS} = 25/40/80 MHz). For longer periods the relative deviation decreases (see PLL deviation formula).




Figure 21 CLKOUT Signal Timing

Note: The term CLKOUT refers to the reference clock output signal which is generated by selecting f_{SYS} as the source signal for the clock output signal EXTCLK on pin P2.8 and by enabling the high-speed clock driver on this pin.



Table 29External Bus Cycle Timing for Upper Voltage Range
(Operating Conditions apply)

Parameter	Symbol		Limits	\$	Unit	Note
		Min.	Тур.	Max.		
Output valid delay for: RD, WR(L/H)	<i>t</i> ₁₀ CC	-		13	ns	
Output valid delay for: BHE, ALE	<i>t</i> ₁₁ CC	-		13	ns	
Output valid delay for: A23 A16, A15 A0 (on P0/P1)	<i>t</i> ₁₂ CC	_		14	ns	
Output valid delay for: A15 A0 (on P2/P10)	<i>t</i> ₁₃ CC	-		14	ns	
Output valid delay for: CS	<i>t</i> ₁₄ CC	-		13	ns	
Output valid delay for: D15 D0 (write data, MUX-mode)	<i>t</i> ₁₅ CC	-		14	ns	
Output valid delay for: D15 D0 (write data, DEMUX- mode)	<i>t</i> ₁₆ CC	-		14	ns	
Output hold time for: RD, WR(L/H)	<i>t</i> ₂₀ CC	0		8	ns	
Output hold time for: BHE, ALE	<i>t</i> ₂₁ CC	0		8	ns	
Output hold time for: A23 A16, A15 A0 (on P2/P10)	<i>t</i> ₂₃ CC	0		8	ns	
Output hold time for: CS	<i>t</i> ₂₄ CC	0		8	ns	
Output hold time for: D15 D0 (write data)	<i>t</i> ₂₅ CC	0		8	ns	
Input setup time for: READY, D15 … D0 (read data)	<i>t</i> ₃₀ SR	18		-	ns	
Input hold time for: READY, D15 … D0 (read data) ¹⁾	<i>t</i> ₃₁ SR	-4		-	ns	

 Read data are latched with the same internal clock edge that triggers the address change and the rising edge of RD. Address changes before the end of RD have no impact on (demultiplexed) read cycles. Read data can change after the rising edge of RD.



4.6.5 Synchronous Serial Interface Timing

The following parameters are applicable for a USIC channel operated in SSC mode.

Note: These parameters are not subject to production test but verified by design and/or characterization.

Table 31SSC Master/Slave Mode Timing for Upper Voltage Range
(Operating Conditions apply), $C_L = 50 \text{ pF}$

Parameter	Symbol		Values	S	Unit	Note /
		Min.	Тур.	Max.		Test Co ndition
Master Mode Timing	1	1	ł			1
Slave select output SELO active to first SCLKOUT transmit edge	t ₁ CC	0	-	1)	ns	2)
Slave select output SELO inactive after last SCLKOUT receive edge	t ₂ CC	$0.5 \times t_{\rm BIT}$	-	3)	ns	
Transmit data output valid time	t ₃ CC	-6	-	13	ns	
Receive data input setup time to SCLKOUT receive edge	t ₄ SR	31	-	-	ns	
Data input DX0 hold time from SCLKOUT receive edge	t ₅ SR	-7	-	-	ns	
Slave Mode Timing		1				
Select input DX2 setup to first clock input DX1 transmit edge	<i>t</i> ₁₀ SR	7	-	-	ns	4)
Select input DX2 hold after last clock input DX1 receive edge	<i>t</i> ₁₁ SR	5	-	-	ns	4)
Data input DX0 setup time to clock input DX1 receive edge	<i>t</i> ₁₂ SR	7	-	-	ns	4)
Data input DX0 hold time from clock input DX1 receive edge	<i>t</i> ₁₃ SR	5	-	-	ns	4)
Data output DOUT valid time	<i>t</i> ₁₄ CC	8	-	29	ns	4)

1) The maximum value further depends on the settings for the slave select output leading delay.

2) $t_{SYS} = 1/f_{SYS}$ (= 12.5 ns @ 80 MHz)

- 3) The maximum value depends on the settings for the slave select output trailing delay and for the shift clock output delay.
- 4) These input timings are valid for asynchronous input signal handling of slave select input, shift clock input, and receive data input (bits DXnCR.DSEN = 0).