

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Obsolete
Core Processor	XC800
Core Size	8-Bit
Speed	86MHz
Connectivity	LINbus, SSI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	9
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 × 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	PG-TSSOP-20
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/saf-xc864l-1fri-5v-aa

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



General Device Information

2 General Device Information

2.1 Block Diagram



Figure 2 XC864 Block Diagram



General Device Information

Table 1Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Туре	Reset State	Function			
P1		I/O		Port 1 Port 1 is an 8-bit bidirectional general purpose I/O port. It can be used as alternate functions for the JTAG, CCU6, UART, Timer 0, Timer 2 and SSC.			
P1.0/ P1.1	15		PU	RXD_0UART Receive Data InputT2EXTimer 2 External Trigger InputEXINT3External Interrupt Input 3T0Timer 0 InputTDO_1JTAG Serial Data OutputTXD_0UART Transmit Data Output/Clock Output			
				Note: Pin 15 is bonded to both P1.0 and P1 port pins. See Section 2.3 on the type of port pin configuration to be avoided prevent permanent damage.			



General Device Information

Table 1	Pin Definitions and Functions	(cont'd))
			/

Symbol	Pin Number	Туре	Reset State	Function
P3		I/O		Port 3 Port 3 is an 8-bit bidirectional general purpose I/O port. It can be used as alternate functions for CCU6.
P3.0	16		Hi-Z	CCPOS1_2 CCU6 Hall Input 1 CC60_0 Input/Output of Capture/ Compare channel 0
P3.1	17		Hi-Z	CCPOS0_2 CCU6 Hall Input 0 CC61_2 Input/Output of Capture/ Compare channel 1 COUT60_0 Output of Capture/Compare channel 0
V _{DDP}	11	_	_	I/O Port Supply (3.3 or 5.0 V) Also used by EVR and analog modules. All pins must be connected.
V _{DDC}	3	_	-	Core Supply Monitor (2.5 V)
V _{SSC}	2	_	-	Core Supply Ground
V _{AREF}	13	-	-	ADC Reference Voltage
V_{AGND} V_{SSP}	12	_	-	ADC Reference Ground/ I/O Ground All pins must be connected.
TMS	4	1	PD	Test Mode Select
RESET	18	Ι	PU	Reset Input



Field	Bits	Туре	Description
0	3	r	Reserved
			Returns 0 if read; should be written with 0.



Table 8ADC Register Overview (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0	
CB _H	ADC_RCR1 Reset: 00 _H Result Control Register 1	Bit Field	VFCTR	WFR	0	IEN		0	1	DRCT R	
		Туре	rw	rw	r	rw		r		rw	
CCH	ADC_RCR2 Reset: 00 _H Result Control Register 2	Bit Field	VFCTR	WFR	0	IEN	IEN		0		
		Туре	rw	rw	r	rw		r		rw	
CD _H	ADC_RCR3 Reset: 00 _H Result Control Register 3	Bit Field	VFCTR	WFR	0	IEN		0		DRCT R	
		Туре	rw	rw	r	rw		r		rw	
CEH	ADC_VFCR Reset: 00 _H	Bit Field			0		VFC3	VFC2	VFC1	VFC0	
	Valid Flag Clear Register	Туре			r		w	w	w	w	
RMAP =	0, Page 5	1									
CA _H	ADC_CHINFR Reset: 00 _H Channel Interrupt Flag Register	Bit Field	CHINF 7		()		CHINF 2	CHINF 1	CHINF 0	
		Туре	rh		r	h		rh	rh	rh	
СВ _Н	ADC_CHINCR Reset: 00 _H Channel Interrupt Clear Register	Bit Field	CHINC 7		()		CHINC 2	CHINC 1	CHINC 0	
		Туре	w		V	V		w	w	w	
CC _H	ADC_CHINSR Reset: 00 _H Channel Interrupt Set Register	Bit Field	CHINS 7		()		CHINS 2	CHINS 1	CHINS 0	
		Туре	w	w				w	w	w	
CD _H	ADC_CHINPR Reset: 00 _H Channel Interrupt Node Pointer	Bit Field	CHINP 7		()		CHINP 2	CHINP 1	CHINP 0	
	Register	Туре	rw		r	w	rw		rw	rw	
CE _H	ADC_EVINFR Reset: 00 _H Event Interrupt Flag Register	Bit Field	EVINF 7	EVINF 6	EVINF 5	EVINF 4	0		EVINF 1	EVINF 0	
		Туре	rh	rh	rh	rh	r		rh	rh	
CF _H	ADC_EVINCR Reset: 00 _H Event Interrupt Clear Flag Register	Bit Field	EVINC 7	EVINC 6	EVINC 5	EVINC 4	0		EVINC 1	EVINC 0	
		Туре	w	w	w	w		r	w	w	
D2 _H	ADC_EVINSR Reset: 00 _H Event Interrupt Set Flag Register	Bit Field	EVINS 7	EVINS 6	EVINS 5	EVINS 4		0	EVINS 1	EVINS 0	
		Туре	w	w	w	w		r	w	w	
D3 _H	ADC_EVINPR Reset: 00 _H Event Interrupt Node Pointer Register	Bit Field	EVINP 7	EVINP 6	EVINP 5	EVINP 4	0		EVINP 1	EVINP 0	
		Туре	rw	rw	rw	rw		r	rw	rw	
RMAP =		D'1 5' 11	0117								
CA _H	ADC_CRCR1 Reset: 00 _H	Bit Field	CH7		0			0			
0.0		Type Dit Field	rwn	rwh		r					
СВН	Conversion Request Pending Register 1	Туре	rwh		rwh				r		
CC _H	ADC_CRMR1 Reset: 00 _H Conversion Request Mode Register 1	Bit Field	Rsv	LDEV	CLR PND	SCAN	ENSI	ENTR	0	ENGT	
		Туре	r	w	w	rw	rw	rw	r	rw	
CDн	ADC_QMR0 Reset: 00	Bit Field	CEV	TREV	FLUSH	CLRV	TRMD	ENTR	0	ENGT	
	Queue Mode Register 0	Туре	w	w	w	w	rw	rw	r	rw	
CE _H	ADC_QSR0 Reset: 20 _H	Bit Field	Rsv	0	EMPTY	EV		(C		
	Queue Status Register 0	Туре	r	r	rh	rh			r		
CF _H	ADC_Q0R0 Reset: 00 _H	Bit Field	EXTR	ENSI	RF	V	0	F	REQCHN	R	
	Queue 0 Register 0	Туре	rh	rh	rh	rh	r		rh		
D2 _H	ADC_QBUR0 Reset: 00 _H	Bit Field	EXTR	ENSI	RF	V	0	F	REQCHN	R	
	Queue Backup Register 0	Туре	rh	rh	rh	rh	r		rh		



Table 12 OCDS Register Summary (cont'd)

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
F4 _H	MMICR Reset: 00 _H Monitor Mode Interrupt Control Registe	Bit Field	DVECT	DRETR	COMR ST	MSTSE L	MMUIE _P	MMUIE	RRIE_ P	RRIE
		Туре	rwh	rwh	rwh	rh	w	rw	w	rw
F5 _H	MMDR Reset: 00 _H Monitor Mode Data Transfer Register	Bit Field				MN	IRR			
	Receive	Туре	rh							
F6 _H	HWBPSR Reset: 00 _H Hardware Breakpoints Select Register		d 0 BPSEL BF			BP	SEL			
		Туре		r		w		r	w	
F7 _H	7 _H HWBPDR Reset: 00_H Hardware Breakpoints Data Register		HWBPxx							
		Туре				r	w			



3.3.3 In-Application Programming

In some applications, the Flash contents may need to be modified during program execution. In-Application Programming (IAP) is supported so that users can program or erase the Flash memory from their Flash user program by calling some special subroutines. The Flash subroutines will first perform some checks and an initialization sequence before starting the program or erase operation. A manual check on the Flash data is necessary to determine if the programming or erasing was successful via using the 'MOVC' instruction to read out the Flash contents. Other special subroutines include aborting the Flash erase operation and checking the Flash bank ready-to-read status.

3.3.3.1 Flash Programming

Each call of the Flash program subroutine allows the programming of 32 bytes of data into the selected wordline (WL) of the Flash bank. Before calling the Flash program subroutine, the user must ensure that required inputs (Table 14 and Table 15) are provided.

Flash Program Subroutine Type 1

If valid inputs have been set up, calling the subroutine begins flash programming. The subroutine exits and returns to the user code, while the target Flash bank is still in program mode, and is not accessible by user code.

The user code continues execution until the Flash NMI event is generated; bit FNMIFLASH in register NMISR is set, and if enabled via NMIFLASH, an NMI to the CPU is triggered to enter the Flash NMI service routine. At this point, the Flash bank is in ready-to-read mode.

Subroutine	DFF6 _H : FSM_PROG
Input	DPTR (DPH, DPL ¹⁾): Flash WL address
	R0 of Register Bank 3 (IRAM address 18 _H): IRAM start address for 32-byte Flash data
	32-byte Flash data
	Flash NMI (NMICON.NMIFLASH) is enabled (1) or disabled (0)
Output	PSW.CY: 0 = Flash programming is in progress 1 = Flash programming is not started Flag FNMIFLASH will be set when Flash programming has successfully completed.
	DPTR is incremented by 20 _H ²⁾

Table 14Flash Program Subroutin Type 1



Table 14Flash Program Subroutin Type 1 (cont'd)

Stack size required	12
Resource used/	ACC, B, SCU_PAGE
destroyed	R0 – R7 of Register Bank 3 (IRAM address $18_H - 1F_H$) (8 bytes) IRAM address $36_H - 3D_H$ (8 bytes)

¹⁾ The last 5 LSB of the DPL is 0 for an aligned WL address, for e.g. 00_{H} , 20_{H} , 40_{H} , 60_{H} , 80_{H} , A_{0} , C_{0} and E_{0} .

²⁾ DPTR is only incremented by $20_{\rm H}$ when PSW.CY is 0.

Flash Program Subroutine Type 2

This routine will wait until Flash programming is completed before the user code can continue its execution. Therefore, background programming is not supported. This type of routine can be used to program the Flash bank where the user code is in execution. The Flash cannot be in both program mode and read mode at the same time. It can also be used for programming the Flash bank where the interrupt vectors are defined as interrupts cannot be handled when the Flash is in program mode.

Note: For the Flash programming of XC864 device, Flash Program Subroutine Type 2 is allowed. The users can also use Flash Program Subroutine Type 1 if it is called from XRAM.

Subroutine	DFDB _H : FSM_PROG_NO_BG
Input	DPTR (DPH, DPL ¹⁾): Flash WL address
	R0 of Register Bank 3 (IRAM address 18 _H): IRAM start address for 32-byte Flash data
	32-byte Flash data
	All interrupts including NMI must be disabled (0) Set SFR NMISR = 00 _H
Output	PSW.CY: 0 = Flash programming is successful 1 = Flash programming is not successful due to: Flash Protection Mode 1 is enabled, or NMI has occurred Flag FNMIFLASH is cleared by this routine before return to user code.
	DPTR is incremented by 20 _H ²⁾
Stack size required	15

Table 15	Flash Program	Subroutine	Type	2
	i lasti i logiani	Capicatine	JPC	-



3.4.2 Interrupt Source and Vector

Each interrupt source has an associated interrupt vector address. This vector is accessed to service the corresponding interrupt source request. The interrupt service of each interrupt source can be individually enabled or disabled via an enable bit. The assignment of the XC864 interrupt sources to the interrupt vector addresses and the corresponding interrupt source enable bits are summarized in **Table 18**.

Interrupt Source	Vector Address	Assignment for XC864	Enable Bit	SFR
NMI	0073 _H	Watchdog Timer NMI	NMIWDT	NMICON
		PLL NMI	NMIPLL	
		Flash NMI	NMIFLASH	
		VDDC Prewarning NMI	NMIVDD	
		VDDP Prewarning NMI	NMIVDDP	
		Flash ECC NMI	NMIECC	
XINTR0	0003 _H	External Interrupt 0	EX0	IEN0
XINTR1	000B _H	Timer 0	ET0	
XINTR2	0013 _H	External Interrupt 1	EX1	
XINTR3	001B _H	Timer 1	ET1	
XINTR4	0023 _H	UART	ES	
XINTR5	002B _H	T2	ET2	
		Fractional Divider (Normal Divider Overflow)		
		LIN		
XINTR6	0033 _H	ADC	EADC	IEN1
XINTR7	003B _H	SSC	ESSC	
XINTR8	0043 _H	External Interrupt 2	EX2	
XINTR9	004B _H	External Interrupt 3	EXM	
XINTR10	0053 _H	CCU6 INP0	ECCIP0	
XINTR11	005B _H	CCU6 INP1	ECCIP1]
XINTR12	0063 _H	CCU6 INP2	ECCIP2	
XINTR13	006B _H	CCU6 INP3	ECCIP3]

Table 18 Interrupt Vector Addresses



3.6 Power Supply System with Embedded Voltage Regulator

The XC864 microcontroller requires two different levels of power supply:

- 5.0 V for the Embedded Voltage Regulator (EVR) and Ports
- 2.5 V for the core, memory, on-chip oscillator, and peripherals

Figure 19 shows the XC864 power supply system. A power supply of 5.0 V must be provided from the external power supply pin. The 2.5 V power supply for the logic is generated by the EVR. The EVR helps to reduce the power consumption of the whole chip and the complexity of the application board design.

The EVR consists of a main voltage regulator and a low power voltage regulator. In active mode, both voltage regulators are enabled. In power-down mode, the main voltage regulator is switched off, while the low power voltage regulator continues to function and provide power supply to the system with low power consumption.



Figure 19 XC864 Power Supply System

EVR Features:

- Input voltage (V_{DDP}): 5.0 V
- Output voltage (V_{DDC}): 2.5 V ± 7.5%
- · Low power voltage regulator provided in power-down mode
- V_{DDC} and V_{DDP} prewarning detection
- V_{DDC} brownout detection

If the WDT is not serviced before the timer overflow, a system malfunction is assumed. As a result, the WDT NMI is triggered (assert WDTTO) and the reset prewarning is entered. The prewarning period lasts for $30_{\rm H}$ count, after which the system is reset (assert WDTRST).

The WDT has a "programmable window boundary" which disallows any refresh during the WDT's count-up. A refresh during this window boundary constitutes an invalid access to the WDT, causing the reset prewarning to be entered but without triggering the WDT NMI. The system will still be reset after the prewarning period is over. The window boundary is from $0000_{\rm H}$ to the value obtained from the concatenation of WDTWINB and $00_{\rm H}$.

After being serviced, the WDT continues counting up from the value ($\langle WDTREL \rangle * 2^8$). The time period for an overflow of the WDT is programmable in two ways:

- the input frequency to the WDT can be selected to be either $f_{PCLK}/2$ or $f_{PCLK}/128$
- the reload value WDTREL for the high byte of WDT can be programmed in register WDTREL

The period, P_{WDT} , between servicing the WDT and the next overflow can be determined by the following formula:

[4]

$$P_{WDT} = \frac{2^{(1 + WDTIN \times 6)} \times (2^{16} - WDTREL \times 2^8)}{f_{PCLK}}$$

If the Window-Boundary Refresh feature of the WDT is enabled, the period P_{WDT} between servicing the WDT and the next overflow is shortened if WDTWINB is greater than WDTREL, see Figure 26. This period can be calculated using the same formula by replacing WDTREL with WDTWINB. For this feature to be useful, WDTWINB should not be smaller than WDTREL.



XC864

3.11.1 Baud-Rate Generator

The baud-rate generator is based on a programmable 8-bit reload value, and includes divider stages (i.e., prescaler and fractional divider) for generating a wide range of baud rates based on its input clock f_{PCLK} , see Figure 27.



Figure 27 Baud-rate Generator Circuitry

The baud rate timer is a count-down timer and is clocked by either the output of the fractional divider (f_{MOD}) if the fractional divider is enabled (FDCON.FDEN = 1), or the output of the prescaler (f_{DIV}) if the fractional divider is disabled (FDEN = 0). For baud rate generation, the fractional divider must be configured to fractional divider mode (FDCON.FDM = 0). This allows the baud rate control run bit BCON.R to be used to start or stop the baud rate timer. At each timer underflow, the timer is reloaded with the 8-bit reload value in register BG and one clock pulse is generated for the serial channel.

Enabling the fractional divider in normal divider mode (FDEN = 1 and FDM = 1) stops the baud rate timer and nullifies the effect of bit BCON.R. See Section 3.12.

The baud rate (f_{BR}) value is dependent on the following parameters:

- Input clock f_{PCLK}
- Prescaling factor (2^{BRPRE}) defined by bit field BRPRE in register BCON
- Fractional divider (STEP/256) defined by register FDSTEP (to be considered only if fractional divider is enabled and operating in fractional divider mode)



3.18.1 ADC Clocking Scheme

A common module clock $f_{\mbox{ADC}}$ generates the various clock signals used by the analog and digital parts of the ADC module:

- f_{ADCA} is input clock for the analog part.
- f_{ADCI} is internal clock for the analog part (defines the time base for conversion length and the sample time). This clock is generated internally in the analog part, based on the input clock f_{ADCA} to generate a correct duty cycle for the analog components.
- f_{ADCD} is input clock for the digital part.

The internal clock for the analog part f_{ADCI} is limited to a maximum frequency of 10 MHz. Therefore, the ADC clock prescaler must be programmed to a value that ensures f_{ADCI} does not exceed 10 MHz. The prescaler ratio is selected by bit field CTC in register GLOBCTR. A prescaling ratio of 32 can be selected when the maximum performance of the ADC is not required.



Figure 31 ADC Clocking Scheme

For module clock f_{ADC} = 26.7 MHz, the analog clock f_{ADCI} frequency can be selected as shown in **Table 30**.



XC864

Functional Description

Module Clock f _{ADC}	СТС	Prescaling Ratio	Analog Clock f _{ADCI}						
26.7 MHz	00 _B	÷2	13.3 MHz (N.A)						
	01 _B	÷ 3	8.9 MHz						
	10 _B	÷ 4	6.7 MHz						
	11 _B (default)	÷ 32	833.3 kHz						

Table 30f_ADCIFrequency Selection

As f_{ADCI} cannot exceed 10 MHz, bit field CTC should not be set to 00_B when f_{ADC} is 26.7 MHz. During slow-down mode where f_{ADC} may be reduced to 13.3 MHz, 6.7 MHz etc., CTC can be set to 00_B as long as the divided analog clock f_{ADCI} does not exceed 10 MHz. However, it is important to note that the conversion error could increase due to loss of charges on the capacitors, if f_{ADC} becomes too low during slow-down mode.

3.18.2 ADC Conversion Sequence

The analog-to-digital conversion procedure consists of the following phases:

- Synchronization phase (t_{SYN})
- Sample phase (t_S)
- Conversion phase
- Write result phase (t_{WR})



Figure 32 ADC Conversion Timing



3.20 Chip Identification Number

The XC864 identity (ID) register is located at Page 1 of address $B3_H$. The value of ID register is $1B_H$. However, for easy identification of product variants, the Chip Identification Number, which is an unique number assigned to each product variant, is available. The differentiation is based on the product, variant type and device step information.

The Chip Identification Numbers associated with XC864 are $1B810C00_{\rm H}$ for 5V device and $1B010C00_{\rm H}$ for 3.3V device.

Two methods are provided to read a device's Chip Identification Number:

- In-application subroutine, GET_CHIP_INFO
- Bootstrap loader (BSL) mode A



4.2 DC Parameters

4.2.1 Input/Output Characteristics

Table 33 Input/Output Characteristics (Operating Conditions apply)

Parameter	Symbol		Limit Values		Unit	Test Conditions	
			min.	max.			
V _{DDP} = 5V Range				•	1		
Output low voltage	V_{OL}	CC	_	1.0	V	I _{OL} = 15 mA	
			—	0.4	V	I _{OL} = 5 mA	
Output high voltage	V _{OH}	CC	V _{DDP} - 1.0	-	V	I _{OH} = -15 mA	
			V _{DDP} - 0.4	-	V	I _{OH} = -5 mA	
Input low voltage on port pins (all except P0.0 & P0.1)	V _{ILP}	SR	-	$0.3 \times V_{\text{DDP}}$	V	CMOS Mode	
Input low voltage on P0.0 & P0.1	V _{ILP0}	SR	-0.2	$0.3 \times V_{\text{DDP}}$	V	CMOS Mode	
Input low voltage on RESET pin	V_{ILR}	SR	-	$0.3 \times V_{\text{DDP}}$	V	CMOS Mode	
Input low voltage on TMS pin	V _{ILT}	SR	-	$0.3 imes V_{ m DDP}$	V	CMOS Mode	
Input high voltage on port pins (all except P0.0 & P0.1)	V _{IHP}	SR	$0.7 \times V_{ m DDP}$	_	V	CMOS Mode	
Input high voltage on P0.0 & P0.1	VIHPO) SR	$0.7 \times V_{ m DDP}$	V _{DDP}	V	CMOS Mode	
Input high voltage on RESET pin	V _{IHR}	SR	$0.7 \times V_{ m DDP}$	-	V	CMOS Mode	
Input high voltage on TMS pin	V _{IHT}	SR	$0.7 imes V_{ m DDP}$	-	V	CMOS Mode	
Input Hysteresis ¹⁾	HYS	CC	$0.08 \times V_{ m DDP}$	-	V	CMOS Mode	
Pull-up current ²⁾	I _{PU}	SR	_	-10	μA	V _{IH,min}	
			-150	_	μA	V _{IL,max}	



Table 33 Input/Output Characteristics (Operating Conditions apply)

Parameter	Symbol	Limit Values		Unit	Test Conditions
		min.	max.		
Maximum current into V_{DDP}	I _{MVDDP} SR	-	80	mA	
Maximum current out of $V_{\rm SS}$	I _{MVSS} SR	_	80	mA	

¹⁾ Not subjected to production test, verified by design/characterization. Hysteresis is implemented to avoid meta stable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.

²⁾ Single pull device is enabled for the measurement of P0.0/P1.0.

³⁾ <u>An additional error current (*I*_{INJ}) will flow if an overload current flows through an adjacent pin. TMS pin and RESET pin have internal pull devices and are not included in the input leakage current characteristic.
 ⁴⁾ Not subjected to production test, verified by design/characterization.
</u>

⁵⁾ Not subjected to production test, verified by design/characterization. However, for applications with strict low power-down current requirements, it is mandatory that no active voltage source is supplied at any GPIO pin when V_{DDP} is powered off.



Table 35ADC Characteristics (Operating Conditions apply; V_{DDP} = 5V Range)

Parameter	Symbol	Limit Values			Unit	Test Conditions/		
		min.	typ .	max.		Remarks		
Switched capacitance at the analog voltage inputs	C _{AINSW} CC	_	5	7	рF	2)4)		
Input resistance of the reference input	<i>R</i> _{AREF} CC	-	1	2	kΩ	2)		
Input resistance of the selected analog channel	R _{AIN} CC	_	1	1.5	kΩ	2)		

¹⁾ TUE is tested at V_{AREF} = 5.0 V, V_{AGND} = 0 V, V_{DDP} = 5.0 V.

²⁾ Not subject to production test, verified by design/characterization.

³⁾ This represents an equivalent switched capacitance. This capacitance is not switched to the reference voltage at once. Instead of this, smaller capacitances are successively switched to the reference voltage.

⁴⁾ The sampling capacity of the conversion C-Network is pre-charged to $V_{AREF}/2$ before connecting the input to the C-Network. Because of the parasitic elements, the voltage measured at ANx is lower than $V_{AREF}/2$.



Table 38Power Supply Current Parameters (Operating Conditions apply; V_{DDP} = 3.3V range)

Parameter	Symbol	Limit Values		Unit	Test Condition
		typ. ¹⁾	max. ²⁾		
V _{DDP} = 3.3V Range	·				
Active Mode	I _{DDP}	21.6	23.3	mA	3)
Idle Mode	I _{DDP}	12	13.5	mA	4)
Active Mode with slow-down enabled	I _{DDP}	5.7	7.3	mA	5)
Idle Mode with slow-down enabled	I _{DDP}	5.4	6.9	mA	6)

¹⁾ The typical I_{DDP} values are periodically measured at T_{A} = + 25 °C and V_{DDP} = 3.3 V.

²⁾ The maximum I_{DDP} values are measured under worst case conditions (T_{A} = + 125 °C and V_{DDP} = 3.6 V).

³⁾ I_{DDP} (active mode) is measured with: CPU clock and input clock to all peripherals running at 26.7 MHz (set by on-chip oscillator of 10 MHz and NDIV in PLL_CON to 0010_B), RESET = V_{DDP} , no load on ports.

⁴⁾ I_{DDP} (idle mode) is measured with: <u>CPU clock disabled</u>, watchdog timer disabled, input clock to all peripherals enabled and running at 26.7 MHz, RESET = V_{DDP}, no load on ports.

⁵⁾ I_{DDP} (active mode with slow-down mode) is measured with: CPU clock and input clock to all peripherals running at 833 KHz by setting CLKREL in CMCON to 0101_B, RESET = V_{DDP}, no load on ports.

⁶⁾ I_{DDP} (idle mode with slow-down mode) is measured with: CPU clock disabled, watchdog timer disabled, input <u>clock to all peripherals enable and running at 833 KHz by setting CLKREL in CMCON to 0101_B, RESET = V_{DDP}, no load on ports.</u>

Table 39Power Down Current (Operating Conditions apply; $V_{DDP} = 3.3V$
range)

Parameter	Symbol	Limit Values		Unit	Test Condition
		typ. ¹⁾	max. ²⁾		

 V_{DDP} = 3.3V Range

Power-Down Mode ³⁾	I _{PDP}	1	10	μA	$T_{A} = + 25 {}^{\circ}\text{C.}^{4)}$
		-	35	μA	$T_{A} = + 85 \circ C.^{(4)5)}$

¹⁾ The typical I_{PDP} values are measured at V_{DDP} = 3.3 V.

²⁾ The maximum I_{PDP} values are measured at V_{DDP} = 3.6 V.

³⁾ I_{PDP} (power-down mode) has a maximum value of 200 μ A at T_A = + 125 °C.

⁴⁾ I_{PDP} (power-down mode) is measured with: RESET = V_{DDP}, V_{AGND}= V_{SS}, RXD/INT0= V_{DDP}; rest of the ports are programmed to be input with either internal pull devices enabled or driven externally to ensure no floating inputs.

⁵⁾ Not subject to production test, verified by design/characterization.



4.3.5 JTAG Timing

Table 43TCK Clock Timing (Operating Conditions apply; $C_L = 50 \text{ pF}$)

Parameter	Symbol	Lir	Unit	
		min	max	
TCK clock period	t _{TCK} SR	50	_	ns
TCK high time	t ₁ SR	20	—	ns
TCK low time	t ₂ SR	20	_	ns
TCK clock rise time	t ₃ SR	-	4	ns
TCK clock fall time	t ₄ SR	-	4	ns



Figure 41 TCK Clock Timing