

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

Details	
Product Status	Obsolete
Core Processor	XC800
Core Size	8-Bit
Speed	86MHz
Connectivity	LINbus, SSI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	9
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	768 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-TSSOP (0.173", 4.40mm Width)
Supplier Device Package	PG-TSSOP-20
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/saf-xc864l-1fri-5v-aa">https://www.e-xfl.com/product-detail/infineon-technologies/saf-xc864l-1fri-5v-aa</a>

## 2 General Device Information

### 2.1 Block Diagram




Figure 2 XC864 Block Diagram

**Table 1 Pin Definitions and Functions (cont'd)**

Symbol	Pin Number	Type	Reset State	Function
P1		I/O		<p><b>Port 1</b>            Port 1 is an 8-bit bidirectional general purpose I/O port. It can be used as alternate functions for the JTAG, CCU6, UART, Timer 0, Timer 2 and SSC.</p>
P1.0/ P1.1	15		PU	<p>RXD_0      UART Receive Data Input            T2EX       Timer 2 External Trigger Input            EXINT3     External Interrupt Input 3            T0          Timer 0 Input            TDO_1      JTAG Serial Data Output            TXD_0      UART Transmit Data Output/                        Clock Output</p> <p><i>Note: Pin 15 is bonded to both P1.0 and P1.1 port pins. See <a href="#">Section 2.3</a> on the types of port pin configuration to be avoided to prevent permanent damage.</i></p>

## General Device Information

Table 1 Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Type	Reset State	Function
<b>P3</b>		I/O		<b>Port 3</b> Port 3 is an 8-bit bidirectional general purpose I/O port. It can be used as alternate functions for CCU6.
P3.0	16		Hi-Z	CCPOS1_2 CCU6 Hall Input 1 CC60_0 Input/Output of Capture/Compare channel 0
P3.1	17		Hi-Z	CCPOS0_2 CCU6 Hall Input 0 CC61_2 Input/Output of Capture/Compare channel 1 COUT60_0 Output of Capture/Compare channel 0
$V_{DDP}$	11	–	–	<b>I/O Port Supply (3.3 or 5.0 V)</b> Also used by EVR and analog modules. All pins must be connected.
$V_{DDC}$	3	–	–	<b>Core Supply Monitor (2.5 V)</b>
$V_{SSC}$	2	–	–	<b>Core Supply Ground</b>
$V_{AREF}$	13	–	–	<b>ADC Reference Voltage</b>
$V_{AGND}/$ $V_{SSP}$	12	–	–	<b>ADC Reference Ground/ I/O Ground</b> All pins must be connected.
<b>TMS</b>	4	I	PD	<b>Test Mode Select</b>
<b>RESET</b>	18	I	PU	<b>Reset Input</b>

---

**Functional Description**

Field	Bits	Type	Description
0	3	r	<b>Reserved</b> Returns 0 if read; should be written with 0.

**Table 8 ADC Register Overview (cont'd)**

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
CB <sub>H</sub>	<b>ADC_RCR1</b> Result Control Register 1 Reset: 00 <sub>H</sub>	Bit Field	VFCTR	WFR	0	IEN	0			DRCT R
		Type	rw	rw	r	rw	r			rw
CC <sub>H</sub>	<b>ADC_RCR2</b> Result Control Register 2 Reset: 00 <sub>H</sub>	Bit Field	VFCTR	WFR	0	IEN	0			DRCT R
		Type	rw	rw	r	rw	r			rw
CD <sub>H</sub>	<b>ADC_RCR3</b> Result Control Register 3 Reset: 00 <sub>H</sub>	Bit Field	VFCTR	WFR	0	IEN	0			DRCT R
		Type	rw	rw	r	rw	r			rw
CE <sub>H</sub>	<b>ADC_VFCR</b> Valid Flag Clear Register Reset: 00 <sub>H</sub>	Bit Field	0				VFC3	VFC2	VFC1	VFC0
		Type	r				w	w	w	w
RMAP = 0, Page 5										
CA <sub>H</sub>	<b>ADC_CHINFR</b> Channel Interrupt Flag Register Reset: 00 <sub>H</sub>	Bit Field	CHINF 7	0			CHINF 2	CHINF 1	CHINF 0	
		Type	rh	rh			rh	rh	rh	
CB <sub>H</sub>	<b>ADC_CHINCR</b> Channel Interrupt Clear Register Reset: 00 <sub>H</sub>	Bit Field	CHINC 7	0			CHINC 2	CHINC 1	CHINC 0	
		Type	w	w			w	w	w	
CC <sub>H</sub>	<b>ADC_CHINSR</b> Channel Interrupt Set Register Reset: 00 <sub>H</sub>	Bit Field	CHINS 7	0			CHINS 2	CHINS 1	CHINS 0	
		Type	w	w			w	w	w	
CD <sub>H</sub>	<b>ADC_CHINPR</b> Channel Interrupt Node Pointer Register Reset: 00 <sub>H</sub>	Bit Field	CHINP 7	0			CHINP 2	CHINP 1	CHINP 0	
		Type	rw	rw			rw	rw	rw	
CE <sub>H</sub>	<b>ADC_EVINFR</b> Event Interrupt Flag Register Reset: 00 <sub>H</sub>	Bit Field	EVINF 7	EVINF 6	EVINF 5	EVINF 4	0		EVINF 1	EVINF 0
		Type	rh	rh	rh	rh	r		rh	rh
CF <sub>H</sub>	<b>ADC_EVINCR</b> Event Interrupt Clear Flag Register Reset: 00 <sub>H</sub>	Bit Field	EVINC 7	EVINC 6	EVINC 5	EVINC 4	0		EVINC 1	EVINC 0
		Type	w	w	w	w	r		w	w
D2 <sub>H</sub>	<b>ADC_EVINSR</b> Event Interrupt Set Flag Register Reset: 00 <sub>H</sub>	Bit Field	EVINS 7	EVINS 6	EVINS 5	EVINS 4	0		EVINS 1	EVINS 0
		Type	w	w	w	w	r		w	w
D3 <sub>H</sub>	<b>ADC_EVINPR</b> Event Interrupt Node Pointer Register Reset: 00 <sub>H</sub>	Bit Field	EVINP 7	EVINP 6	EVINP 5	EVINP 4	0		EVINP 1	EVINP 0
		Type	rw	rw	rw	rw	r		rw	rw
RMAP = 0, Page 6										
CA <sub>H</sub>	<b>ADC_CRCR1</b> Conversion Request Control Register 1 Reset: 00 <sub>H</sub>	Bit Field	CH7	0			0			
		Type	rwh	rwh			r			
CB <sub>H</sub>	<b>ADC_CRPR1</b> Conversion Request Pending Register 1 Reset: 00 <sub>H</sub>	Bit Field	CHP7	0			0			
		Type	rwh	rwh			r			
CC <sub>H</sub>	<b>ADC_CMR1</b> Conversion Request Mode Register 1 Reset: 00 <sub>H</sub>	Bit Field	Rsv	LDEV	CLR PND	SCAN	ENSI	ENTR	0	ENGT
		Type	r	w	w	rw	rw	rw	r	rw
CD <sub>H</sub>	<b>ADC_QMR0</b> Queue Mode Register 0 Reset: 00 <sub>H</sub>	Bit Field	CEV	TREV	FLUSH	CLR V	TRMD	ENTR	0	ENGT
		Type	w	w	w	w	rw	rw	r	rw
CE <sub>H</sub>	<b>ADC_QSR0</b> Queue Status Register 0 Reset: 20 <sub>H</sub>	Bit Field	Rsv	0	EMPTY	EV	0			
		Type	r	r	rh	rh	r			
CF <sub>H</sub>	<b>ADC_Q0R0</b> Queue 0 Register 0 Reset: 00 <sub>H</sub>	Bit Field	EXTR	ENSI	RF	V	0	REQCHNR		
		Type	rh	rh	rh	rh	r	rh		
D2 <sub>H</sub>	<b>ADC_QBUR0</b> Queue Backup Register 0 Reset: 00 <sub>H</sub>	Bit Field	EXTR	ENSI	RF	V	0	REQCHNR		
		Type	rh	rh	rh	rh	r	rh		

Functional Description

**Table 12 OCDS Register Summary (cont'd)**

Addr	Register Name	Bit	7	6	5	4	3	2	1	0
F4 <sub>H</sub>	<b>MMICR</b> <b>Reset: 00<sub>H</sub></b> Monitor Mode Interrupt Control Register	Bit Field	DVECT	DRETR	COMR ST	MSTSE L	MMUIE _P	MMUIE	RRIE_ P	RRIE
		Type	rwh	rwh	rwh	rh	w	rw	w	rw
F5 <sub>H</sub>	<b>MMDR</b> <b>Reset: 00<sub>H</sub></b> Monitor Mode Data Transfer Register <i>Receive</i>	Bit Field	MMRR							
		Type	rh							
F6 <sub>H</sub>	<b>HWBPSR</b> <b>Reset: 00<sub>H</sub></b> Hardware Breakpoints Select Register	Bit Field	0		BPSEL _P		BPSEL			
		Type	r		w		rw			
F7 <sub>H</sub>	<b>HWBPDR</b> <b>Reset: 00<sub>H</sub></b> Hardware Breakpoints Data Register	Bit Field	HWBPxx							
		Type	rw							

### 3.3.3 In-Application Programming

In some applications, the Flash contents may need to be modified during program execution. In-Application Programming (IAP) is supported so that users can program or erase the Flash memory from their Flash user program by calling some special subroutines. The Flash subroutines will first perform some checks and an initialization sequence before starting the program or erase operation. A manual check on the Flash data is necessary to determine if the programming or erasing was successful via using the 'MOVC' instruction to read out the Flash contents. Other special subroutines include aborting the Flash erase operation and checking the Flash bank ready-to-read status.

#### 3.3.3.1 Flash Programming

Each call of the Flash program subroutine allows the programming of 32 bytes of data into the selected wordline (WL) of the Flash bank. Before calling the Flash program subroutine, the user must ensure that required inputs (Table 14 and Table 15) are provided.

##### Flash Program Subroutine Type 1

If valid inputs have been set up, calling the subroutine begins flash programming. The subroutine exits and returns to the user code, while the target Flash bank is still in program mode, and is not accessible by user code.

The user code continues execution until the Flash NMI event is generated; bit FNMIFLASH in register NMISR is set, and if enabled via NMIFLASH, an NMI to the CPU is triggered to enter the Flash NMI service routine. At this point, the Flash bank is in ready-to-read mode.

**Table 14 Flash Program Subroutin Type 1**

<b>Subroutine</b>	DFF6 <sub>H</sub> : FSM_PROG
<b>Input</b>	DPTR (DPH, DPL <sup>1</sup> ): Flash WL address
	R0 of Register Bank 3 (IRAM address 18 <sub>H</sub> ): IRAM start address for 32-byte Flash data
	32-byte Flash data
	Flash NMI (NMICON.NMIFLASH) is enabled (1) or disabled (0)
<b>Output</b>	PSW.CY: 0 = Flash programming is in progress 1 = Flash programming is not started Flag FNMIFLASH will be set when Flash programming has successfully completed.
	DPTR is incremented by 20 <sub>H</sub> <sup>2</sup> )

**Table 14 Flash Program Subroutin Type 1 (cont'd)**

<b>Stack size required</b>	12
<b>Resource used/ destroyed</b>	ACC, B, SCU_PAGE R0 – R7 of Register Bank 3 (IRAM address 18 <sub>H</sub> – 1F <sub>H</sub> ) (8 bytes) IRAM address 36 <sub>H</sub> – 3D <sub>H</sub> (8 bytes)

1) The last 5 LSB of the DPL is 0 for an aligned WL address, for e.g. 00<sub>H</sub>, 20<sub>H</sub>, 40<sub>H</sub>, 60<sub>H</sub>, 80<sub>H</sub>, A0<sub>H</sub>, C0<sub>H</sub> and E0<sub>H</sub>.

2) DPTR is only incremented by 20<sub>H</sub> when PSW.CY is 0.

### Flash Program Subroutine Type 2

This routine will wait until Flash programming is completed before the user code can continue its execution. Therefore, background programming is not supported. This type of routine can be used to program the Flash bank where the user code is in execution. The Flash cannot be in both program mode and read mode at the same time. It can also be used for programming the Flash bank where the interrupt vectors are defined as interrupts cannot be handled when the Flash is in program mode.

*Note: For the Flash programming of XC864 device, Flash Program Subroutine Type 2 is allowed. The users can also use Flash Program Subroutine Type 1 if it is called from XRAM.*

**Table 15 Flash Program Subroutine Type 2**

<b>Subroutine</b>	DFDB <sub>H</sub> : FSM_PROG_NO_BG
<b>Input</b>	DPTR (DPH, DPL <sup>1)</sup> ): Flash WL address R0 of Register Bank 3 (IRAM address 18 <sub>H</sub> ): IRAM start address for 32-byte Flash data 32-byte Flash data All interrupts including NMI must be disabled (0) Set SFR NMISR = 00 <sub>H</sub>
<b>Output</b>	PSW.CY: 0 = Flash programming is successful 1 = Flash programming is not successful due to: Flash Protection Mode 1 is enabled, or NMI has occurred Flag FNMIFLASH is cleared by this routine before return to user code. DPTR is incremented by 20 <sub>H</sub> <sup>2)</sup>
<b>Stack size required</b>	15

### 3.4.2 Interrupt Source and Vector

Each interrupt source has an associated interrupt vector address. This vector is accessed to service the corresponding interrupt source request. The interrupt service of each interrupt source can be individually enabled or disabled via an enable bit. The assignment of the XC864 interrupt sources to the interrupt vector addresses and the corresponding interrupt source enable bits are summarized in [Table 18](#).

**Table 18** Interrupt Vector Addresses

Interrupt Source	Vector Address	Assignment for XC864	Enable Bit	SFR
NMI	0073 <sub>H</sub>	Watchdog Timer NMI	NMIWDT	NMICON
		PLL NMI	NMIPLL	
		Flash NMI	NMIFLASH	
		VDDC Prewarning NMI	NMIVDD	
		VDDP Prewarning NMI	NMIVDDP	
		Flash ECC NMI	NMIECC	
XINTR0	0003 <sub>H</sub>	External Interrupt 0	EX0	IEN0
XINTR1	000B <sub>H</sub>	Timer 0	ET0	
XINTR2	0013 <sub>H</sub>	External Interrupt 1	EX1	
XINTR3	001B <sub>H</sub>	Timer 1	ET1	
XINTR4	0023 <sub>H</sub>	UART	ES	
XINTR5	002B <sub>H</sub>	T2	ET2	
		Fractional Divider (Normal Divider Overflow)		
		LIN		
XINTR6	0033 <sub>H</sub>	ADC	EADC	IEN1
XINTR7	003B <sub>H</sub>	SSC	ESSC	
XINTR8	0043 <sub>H</sub>	External Interrupt 2	EX2	
XINTR9	004B <sub>H</sub>	External Interrupt 3	EXM	
XINTR10	0053 <sub>H</sub>	CCU6 INP0	ECCIP0	
XINTR11	005B <sub>H</sub>	CCU6 INP1	ECCIP1	
XINTR12	0063 <sub>H</sub>	CCU6 INP2	ECCIP2	
XINTR13	006B <sub>H</sub>	CCU6 INP3	ECCIP3	


### 3.6 Power Supply System with Embedded Voltage Regulator

The XC864 microcontroller requires two different levels of power supply:

- 5.0 V for the Embedded Voltage Regulator (EVR) and Ports
- 2.5 V for the core, memory, on-chip oscillator, and peripherals

**Figure 19** shows the XC864 power supply system. A power supply of 5.0 V must be provided from the external power supply pin. The 2.5 V power supply for the logic is generated by the EVR. The EVR helps to reduce the power consumption of the whole chip and the complexity of the application board design.

The EVR consists of a main voltage regulator and a low power voltage regulator. In active mode, both voltage regulators are enabled. In power-down mode, the main voltage regulator is switched off, while the low power voltage regulator continues to function and provide power supply to the system with low power consumption.



**Figure 19 XC864 Power Supply System**

#### EVR Features:

- Input voltage ( $V_{DDP}$ ): 5.0 V
- Output voltage ( $V_{DDC}$ ): 2.5 V  $\pm$  7.5%
- Low power voltage regulator provided in power-down mode
- $V_{DDC}$  and  $V_{DDP}$  prewarning detection
- $V_{DDC}$  brownout detection

Functional Description

If the WDT is not serviced before the timer overflow, a system malfunction is assumed. As a result, the WDT NMI is triggered (assert WDTTO) and the reset prewarning is entered. The prewarning period lasts for 30<sub>H</sub> count, after which the system is reset (assert WDTRST).

The WDT has a “programmable window boundary” which disallows any refresh during the WDT’s count-up. A refresh during this window boundary constitutes an invalid access to the WDT, causing the reset prewarning to be entered but without triggering the WDT NMI. The system will still be reset after the prewarning period is over. The window boundary is from 0000<sub>H</sub> to the value obtained from the concatenation of WDTWINB and 00<sub>H</sub>.

After being serviced, the WDT continues counting up from the value (<WDTREL> \* 2<sup>8</sup>). The time period for an overflow of the WDT is programmable in two ways:

- the input frequency to the WDT can be selected to be either  $f_{PCLK}/2$  or  $f_{PCLK}/128$
- the reload value WDTREL for the high byte of WDT can be programmed in register WDTREL

The period, P<sub>WDT</sub>, between servicing the WDT and the next overflow can be determined by the following formula:

[4]

$$P_{WDT} = \frac{2^{(1 + WDTIN \times 6)} \times (2^{16} - WDTREL \times 2^8)}{f_{PCLK}}$$

If the Window-Boundary Refresh feature of the WDT is enabled, the period P<sub>WDT</sub> between servicing the WDT and the next overflow is shortened if WDTWINB is greater than WDTREL, see [Figure 26](#). This period can be calculated using the same formula by replacing WDTREL with WDTWINB. For this feature to be useful, WDTWINB should not be smaller than WDTREL.




### 3.18.1 ADC Clocking Scheme

A common module clock  $f_{ADC}$  generates the various clock signals used by the analog and digital parts of the ADC module:

- $f_{ADCA}$  is input clock for the analog part.
- $f_{ADCI}$  is internal clock for the analog part (defines the time base for conversion length and the sample time). This clock is generated internally in the analog part, based on the input clock  $f_{ADCA}$  to generate a correct duty cycle for the analog components.
- $f_{ADCD}$  is input clock for the digital part.

The internal clock for the analog part  $f_{ADCI}$  is limited to a maximum frequency of 10 MHz. Therefore, the ADC clock prescaler must be programmed to a value that ensures  $f_{ADCI}$  does not exceed 10 MHz. The prescaler ratio is selected by bit field CTC in register GLOBCTR. A prescaling ratio of 32 can be selected when the maximum performance of the ADC is not required.



**Figure 31** ADC Clocking Scheme

For module clock  $f_{ADC} = 26.7 \text{ MHz}$ , the analog clock  $f_{ADCI}$  frequency can be selected as shown in [Table 30](#).

**Table 30**  $f_{\text{ADCI}}$  Frequency Selection


Module Clock $f_{\text{ADC}}$	CTC	Prescaling Ratio	Analog Clock $f_{\text{ADCI}}$
26.7 MHz	00 <sub>B</sub>	÷ 2	13.3 MHz (N.A)
	01 <sub>B</sub>	÷ 3	8.9 MHz
	10 <sub>B</sub>	÷ 4	6.7 MHz
	11 <sub>B</sub> (default)	÷ 32	833.3 kHz

As  $f_{\text{ADCI}}$  cannot exceed 10 MHz, bit field CTC should not be set to 00<sub>B</sub> when  $f_{\text{ADC}}$  is 26.7 MHz. During slow-down mode where  $f_{\text{ADC}}$  may be reduced to 13.3 MHz, 6.7 MHz etc., CTC can be set to 00<sub>B</sub> as long as the divided analog clock  $f_{\text{ADCI}}$  does not exceed 10 MHz. However, it is important to note that the conversion error could increase due to loss of charges on the capacitors, if  $f_{\text{ADC}}$  becomes too low during slow-down mode.

### 3.18.2 ADC Conversion Sequence

The analog-to-digital conversion procedure consists of the following phases:

- Synchronization phase ( $t_{\text{SYN}}$ )
- Sample phase ( $t_{\text{S}}$ )
- Conversion phase
- Write result phase ( $t_{\text{WR}}$ )



**Figure 32** ADC Conversion Timing

### 3.20 Chip Identification Number

The XC864 identity (ID) register is located at Page 1 of address B3<sub>H</sub>. The value of ID register is 1B<sub>H</sub>. However, for easy identification of product variants, the Chip Identification Number, which is a unique number assigned to each product variant, is available. The differentiation is based on the product, variant type and device step information.

The Chip Identification Numbers associated with XC864 are 1B810C00<sub>H</sub> for 5V device and 1B010C00<sub>H</sub> for 3.3V device.

Two methods are provided to read a device's Chip Identification Number:

- In-application subroutine, GET\_CHIP\_INFO
- Bootstrap loader (BSL) mode A

**4.2 DC Parameters**
**4.2.1 Input/Output Characteristics**
**Table 33 Input/Output Characteristics (Operating Conditions apply)**

Parameter	Symbol	Limit Values		Unit	Test Conditions
		min.	max.		
<b><math>V_{DDP} = 5V</math> Range</b>					
Output low voltage	$V_{OL}$ CC	-	1.0	V	$I_{OL} = 15\text{ mA}$
		-	0.4	V	$I_{OL} = 5\text{ mA}$
Output high voltage	$V_{OH}$ CC	$V_{DDP} - 1.0$	-	V	$I_{OH} = -15\text{ mA}$
		$V_{DDP} - 0.4$	-	V	$I_{OH} = -5\text{ mA}$
Input low voltage on port pins (all except P0.0 & P0.1)	$V_{ILP}$ SR	-	$0.3 \times V_{DDP}$	V	CMOS Mode
Input low voltage on P0.0 & P0.1	$V_{ILP0}$ SR	-0.2	$0.3 \times V_{DDP}$	V	CMOS Mode
Input low voltage on RESET pin	$V_{ILR}$ SR	-	$0.3 \times V_{DDP}$	V	CMOS Mode
Input low voltage on TMS pin	$V_{ILT}$ SR	-	$0.3 \times V_{DDP}$	V	CMOS Mode
Input high voltage on port pins (all except P0.0 & P0.1)	$V_{IHP}$ SR	$0.7 \times V_{DDP}$	-	V	CMOS Mode
Input high voltage on P0.0 & P0.1	$V_{IHP0}$ SR	$0.7 \times V_{DDP}$	$V_{DDP}$	V	CMOS Mode
Input high voltage on RESET pin	$V_{IHR}$ SR	$0.7 \times V_{DDP}$	-	V	CMOS Mode
Input high voltage on TMS pin	$V_{IHT}$ SR	$0.7 \times V_{DDP}$	-	V	CMOS Mode
Input Hysteresis <sup>1)</sup>	$HYS$ CC	$0.08 \times V_{DDP}$	-	V	CMOS Mode
Pull-up current <sup>2)</sup>	$I_{PU}$ SR	-	-10	$\mu\text{A}$	$V_{IH,min}$
		-150	-	$\mu\text{A}$	$V_{IL,max}$

**Table 33 Input/Output Characteristics (Operating Conditions apply)**

Parameter	Symbol	Limit Values		Unit	Test Conditions
		min.	max.		
Maximum current into $V_{DDP}$	$I_{MVDDP}$ SR	–	80	mA	
Maximum current out of $V_{SS}$	$I_{MVSS}$ SR	–	80	mA	

- 1) Not subjected to production test, verified by design/characterization. Hysteresis is implemented to avoid meta stable states and switching due to internal ground bounce. It cannot be guaranteed that it suppresses switching due to external system noise.
- 2) Single pull device is enabled for the measurement of P0.0/P1.0.
- 3) An additional error current ( $I_{INJ}$ ) will flow if an overload current flows through an adjacent pin. TMS pin and RESET pin have internal pull devices and are not included in the input leakage current characteristic.
- 4) Not subjected to production test, verified by design/characterization.
- 5) Not subjected to production test, verified by design/characterization. However, for applications with strict low power-down current requirements, it is mandatory that no active voltage source is supplied at any GPIO pin when  $V_{DDP}$  is powered off.

Electrical Parameters

**Table 35 ADC Characteristics (Operating Conditions apply;  $V_{DDP} = 5V$  Range)**

Parameter	Symbol	Limit Values			Unit	Test Conditions/ Remarks
		min.	typ .	max.		
Switched capacitance at the analog voltage inputs	$C_{AINSW\ CC}$	–	5	7	pF	2)4)
Input resistance of the reference input	$R_{AREF\ CC}$	–	1	2	k $\Omega$	2)
Input resistance of the selected analog channel	$R_{AIN\ CC}$	–	1	1.5	k $\Omega$	2)

1) TUE is tested at  $V_{AREF} = 5.0\text{ V}$ ,  $V_{AGND} = 0\text{ V}$ ,  $V_{DDP} = 5.0\text{ V}$ .

2) Not subject to production test, verified by design/characterization.

3) This represents an equivalent switched capacitance. This capacitance is not switched to the reference voltage at once. Instead of this, smaller capacitances are successively switched to the reference voltage.

4) The sampling capacity of the conversion C-Network is pre-charged to  $V_{AREF}/2$  before connecting the input to the C-Network. Because of the parasitic elements, the voltage measured at ANx is lower than  $V_{AREF}/2$ .

**Table 38 Power Supply Current Parameters (Operating Conditions apply;  $V_{DDP} = 3.3V$  range)**

Parameter	Symbol	Limit Values		Unit	Test Condition
		typ. <sup>1)</sup>	max. <sup>2)</sup>		
<b><math>V_{DDP} = 3.3V</math> Range</b>					
Active Mode	$I_{DDP}$	21.6	23.3	mA	3)
Idle Mode	$I_{DDP}$	12	13.5	mA	4)
Active Mode with slow-down enabled	$I_{DDP}$	5.7	7.3	mA	5)
Idle Mode with slow-down enabled	$I_{DDP}$	5.4	6.9	mA	6)

1) The typical  $I_{DDP}$  values are periodically measured at  $T_A = + 25\text{ °C}$  and  $V_{DDP} = 3.3\text{ V}$ .

2) The maximum  $I_{DDP}$  values are measured under worst case conditions ( $T_A = + 125\text{ °C}$  and  $V_{DDP} = 3.6\text{ V}$ ).

3)  $I_{DDP}$  (active mode) is measured with: CPU clock and input clock to all peripherals running at 26.7 MHz (set by on-chip oscillator of 10 MHz and NDIV in PLL\_CON to 0010<sub>B</sub>),  $\overline{\text{RESET}} = V_{DDP}$ , no load on ports.

4)  $I_{DDP}$  (idle mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enabled and running at 26.7 MHz,  $\overline{\text{RESET}} = V_{DDP}$ , no load on ports.

5)  $I_{DDP}$  (active mode with slow-down mode) is measured with: CPU clock and input clock to all peripherals running at 833 KHz by setting CLKREL in CMCON to 0101<sub>B</sub>,  $\overline{\text{RESET}} = V_{DDP}$ , no load on ports.

6)  $I_{DDP}$  (idle mode with slow-down mode) is measured with: CPU clock disabled, watchdog timer disabled, input clock to all peripherals enable and running at 833 KHz by setting CLKREL in CMCON to 0101<sub>B</sub>,  $\overline{\text{RESET}} = V_{DDP}$ , no load on ports.

**Table 39 Power Down Current (Operating Conditions apply;  $V_{DDP} = 3.3V$  range )**

Parameter	Symbol	Limit Values		Unit	Test Condition
		typ. <sup>1)</sup>	max. <sup>2)</sup>		
<b><math>V_{DDP} = 3.3V</math> Range</b>					
Power-Down Mode <sup>3)</sup>	$I_{PDP}$	1	10	μA	$T_A = + 25\text{ °C}$ . <sup>4)</sup>
		-	35	μA	$T_A = + 85\text{ °C}$ . <sup>4)5)</sup>

1) The typical  $I_{PDP}$  values are measured at  $V_{DDP} = 3.3\text{ V}$ .

2) The maximum  $I_{PDP}$  values are measured at  $V_{DDP} = 3.6\text{ V}$ .

3)  $I_{PDP}$  (power-down mode) has a maximum value of 200 μA at  $T_A = + 125\text{ °C}$ .


4)  $I_{PDP}$  (power-down mode) is measured with:  $\overline{\text{RESET}} = V_{DDP}$ ,  $V_{AGND} = V_{SS}$ , RXD/INT0 =  $V_{DDP}$ ; rest of the ports are programmed to be input with either internal pull devices enabled or driven externally to ensure no floating inputs.

5) Not subject to production test, verified by design/characterization.

### 4.3.5 JTAG Timing

**Table 43 TCK Clock Timing (Operating Conditions apply;  $C_L = 50$  pF)**

Parameter	Symbol	Limits		Unit
		min	max	
TCK clock period	$t_{TCK}$ SR	50	–	ns
TCK high time	$t_1$ SR	20	–	ns
TCK low time	$t_2$ SR	20	–	ns
TCK clock rise time	$t_3$ SR	–	4	ns
TCK clock fall time	$t_4$ SR	–	4	ns



**Figure 41 TCK Clock Timing**