### NXP USA Inc. - FS32K142UFT0VLHT Datasheet





#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	112MHz
Connectivity	CANbus, FlexIO, I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	58
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b SAR; D/A1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k142uft0vlht

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1 Block diagram

Following figures show superset high level architecture block diagrams of S32K14x series and S32K11x series respectively. Other devices within the family have a subset of the features. See Feature comparison for chip specific values.




Figure 1. High-level architecture diagram for the S32K14x family

# 3 Ordering parts

# 3.1 Determining valid orderable parts

To determine the orderable part numbers for this device, go to www.nxp.com and perform a part number search. Additionally see the attachment  $S32K_Part_Numbers.xlsx$ .

### NOTE

Not all part number combinations exist

# 3.2 Ordering information

	F/P	S32	Κ	1	0	0	Х	Y	F0	Μ	LC	R
Product status Product type/brand												
Product line												
Series/Family (including generation) Core platform/ Performance												
Memory size												
Ordering option 1: Letter												
Ordering option 2: Letter												
Fab and Mask rev. letter												
Temperature												
Package												
Tape and Reel												

#### **Product status**

P: Prototype

F: Qualified ordering P/N

Product type/brand S32: Automotive 32-bit MCU

Product line K: ARM Cortex MCUs M: MagniV/Mixed Signal

Series/Family 1: 1st product series

### 2: 2nd product series

#### Core platform/Performance

1: ARM Cortex M0+ 4: ARM Cortex M4F

#### Memory size

	2	4	6	8
M0+	32 K	64 K	128 K	256 K
M4F	256 K	512 K	1 M	2 M

#### Ordering option

X: Speed

- B: 48 MHz without DMA (only for S32K11x) L: 48 MHz with DMA (only for S32K11x) M: 64 MHz H: 80 MHz U: 112 MHz
- Y: Optional feature
- N: No/None R: Max. RAM
- F: CAN-FD and FlexIO including max. RAM
- S: Security including max. RAM
- A: CAN-FD, FlexIO, and Security including max. RAM
- E: Ethernet and audio including max. RAM
- J: CAN FD, FlexIO, Security, Ethernet and audio including max. RAM

#### Fab and Mask rev. letter

Fx: ATMC Tx: GF XX: Flex #

x0: 1st fab revision x1: 2nd fab revision

### Figure 4. Ordering information

#### Temperature

C: -40C to 85C V: -40C to 105C M: -40C to 125C

#### Package

Pins	LQFP	LQFP -EP	QFN	BGA
32	LC	-	FM	-
48	LF	KF	FT	-
64	LH	кн	-	-
100	LL	-	-	мн
144	LQ	-	-	-
176	LU	-	-	-

Tape and Reel

T: Trays and Tubes R: Tape and Reel

T<sub>J</sub> (Junction temperature)=125 °C. Assumes TA=105 °C for HSRUN mode

• Assumes maximum θJA for 2s2p board. See Thermal characteristics

8. 60 seconds lifetime; device in reset (no outputs enabled/toggling)

# 4.2 Voltage and current operating requirements

### NOTE


Full functionality/specifications cannot be guaranteed when voltage drops below 2.7 V.

### Table 2. Voltage and current operating requirements 1

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>DD</sub> <sup>2</sup>	Supply voltage	2.7 <sup>3</sup>	5.5	V	4
$V_{DD_OFF}$	Voltage allowed to be developed on V <sub>DD</sub> pin when it is not powered from any external power supply source.	0	0.1	V	
V <sub>DDA</sub>	Analog supply voltage	2.7	5.5	V	4
$V_{DD} - V_{DDA}$	V <sub>DD</sub> -to-V <sub>DDA</sub> differential voltage	- 0.1	0.1	V	
V <sub>REFH</sub>	ADC reference voltage high	2.7	V <sub>DDA</sub> + 0.1	V	5
V <sub>REFL</sub>	ADC reference voltage low	-0.1	0.1	V	
V <sub>ODPU</sub>	Open drain pullup voltage level	V <sub>DD</sub>	V <sub>DD</sub>	V	6
I <sub>INJPAD_DC_OP</sub> 7	Continuous DC input current (positive / negative) that can be injected into an I/O pin	-3	+3	mA	
I <sub>INJSUM_DC_OP</sub>	Continuous total DC input current that can be injected across all I/O pins such that there's no degradation in accuracy of analog modules: ADC and ACMP (See section Analog Modules)	_	30	mA	

- 1. Typical conditions assumes  $V_{DD} = V_{DDA} = V_{REFH} = 5$  V, temperature = 25 °C and typical silicon process unless otherwise stated.
- As V<sub>DD</sub> varies between the minimum value and the absolute maximum value the analog characteristics of the I/O and the ADC will both change. See section I/O parameters and ADC electrical specifications respectively for details.
- 3. S32K148 will operate from 2.7 V when executing from internal FIRC. When the PLL is engaged S32K148 is guaranteed to operate from 2.97 V. All other S32K family devices operate from 2.7 V in all modes.
- V<sub>DD</sub> and V<sub>DDA</sub> must be shorted to a common source on PCB. Appropriate decoupling capacitors to be used to filter noise on the supplies. See application note AN5032 for reference supply design for SAR ADC.
- 5.  $V_{\mathsf{REFH}}$  should always be equal to or less than  $V_{\mathsf{DDA}}$  + 0.1 V and  $V_{\mathsf{DD}}$  + 0.1 V
- 6. Open drain outputs must be pulled to  $V_{\text{DD}}$ .
- 7. When input pad voltage levels are close to  $V_{DD}$  or  $V_{SS}$ , practically no current injection is possible.

# 4.4 Power and ground pins



### Figure 5. Pinout decoupling

### Table 4. Supplies decoupling capacitors 1, 2

Symbol	Description	Min. <sup>3</sup>	Тур.	Max.	Unit
C <sub>REF</sub> <sup>, 4</sup> , <sup>5</sup>	ADC reference high decoupling capacitance	70	100	—	nF
C <sub>DEC</sub> <sup>5</sup> , <sup>6</sup> , <sup>7</sup>	Recommended decoupling capacitance	70	100	—	nF

- V<sub>DD</sub> and V<sub>DDA</sub> must be shorted to a common source on PCB. Appropriate decoupling capacitors to be used to filter noise on the supplies. See application note AN5032 for reference supply design for SAR ADC. All V<sub>SS</sub> pins should be connected to common ground at the PCB level.
- 2. All decoupling capacitors must be low ESR ceramic capacitors (for example X7R type).
- 3. Minimum recommendation is after considering component aging and tolerance.
- 4. For improved performance, it is recommended to use 10 µF, 0.1 µF and 1 nF capacitors in parallel.
- 5. All decoupling capacitors should be placed as close as possible to the corresponding supply and ground pins.
- 6. Contact your local Field Applications Engineer for details on best analog routing practices.
- 7. The filtering used for decoupling the device supplies must comply with the following best practices rules:
  - The protection/decoupling capacitors must be on the path of the trace connected to that component.

#### S32K1xx Data Sheet, Rev. 4, 06/2017

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
V <sub>LVD</sub>	Falling low-voltage detect threshold	2.8	2.875	3	V	
V <sub>LVD_HYST</sub>	LVD hysteresis	—	50	—	mV	1
V <sub>LVW</sub>	Falling low-voltage warning threshold	4.19	4.305	4.5	V	
V <sub>LVW_HYST</sub>	LVW hysteresis	_	75	_	mV	1
V <sub>BG</sub>	Bandgap voltage reference	0.97	1.00	1.03	V	

 Table 5.
 V<sub>DD</sub> supply LVR, LVD and POR operating requirements (continued)

1. Rising threshold is the sum of falling threshold and hysteresis voltage.

# 4.6 Power mode transition operating behaviors

All specifications in the following table assume this clock configuration:

- RUN Mode:
  - Clock source: FIRC
  - SYS\_CLK/CORE\_CLK = 48 MHz
  - $BUS_CLK = 48 MHz$
  - FLASH\_CLK = 24 MHz
- HSRUN Mode:
  - Clock source: SPLL
  - SYS\_CLK/CORE\_CLK = 112 MHz
  - BUS\_CLK = 56 MHz
  - FLASH\_CLK = 28 MHz
- VLPR Mode:
  - Clock source: SIRC
  - SYS\_CLK/CORE\_CLK = 4 MHz
  - $BUS_CLK = 4 MHz$
  - FLASH\_CLK = 1 MHz
- STOP1/STOP2 Mode:
  - Clock source: FIRC
  - SYS\_CLK/CORE\_CLK = 48 MHz
  - BUS\_CLK = 48 MHz
  - FLASH\_CLK = 24 MHz
- VLPS Mode: All clock sources disabled.

### Table 6. Power mode transition operating behaviors

Symbol	Description	Min.	Тур.	Max.	Unit
t <sub>POR</sub>	After a POR event, amount of time from the point $V_{DD}$ reaches 2.7 V to execution of the first instruction across the operating temperature range of the chip.	—	325	_	μs

Table continues on the next page ...

#### S32K1xx Data Sheet, Rev. 4, 06/2017

Preliminary

## 4.7.1 Modes configuration

Attached *S32K1xx\_Power\_Modes \_Configuration.xlsx* details the modes used in gathering the power consumption data stated in the above table Table 7. For full functionality refer to table: Module operation in available low power modes of the *Reference Manual*.

# 4.8 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V <sub>HBM</sub>	Electrostatic discharge voltage, human body model	- 4000	4000	V	1
V <sub>CDM</sub>	Electrostatic discharge voltage, charged-device model				2
	All pins except the corner pins	- 500	500	V	
	Corner pins only	- 750	750	V	
I <sub>LAT</sub>	Latch-up current at ambient temperature of 125 °C	- 100	100	mA	3

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

# 4.9 EMC radiated emissions operating behaviors


EMC measurements to IC-level IEC standards are available from NXP on request.

# 5 I/O parameters

# 5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.

I/O parameters



The midpoint is  $V_{IL}$  +  $(V_{IH} - V_{IL})/2$ .

Figure 7. Input signal measurement reference

# 5.2 General AC specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and timers.

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	_	Bus clock cycles	1, 2
	GPIO pin interrupt pulse width (digital glitch filter disabled, passive filter disabled) — Asynchronous path	50	_	ns	3
WFRST	RESET input filtered pulse		100	ns	4
WFRST	RESET input not filtered pulse	100	—	ns	

Table 8. General switching specifications

 This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop and VLPS modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.

- 2. The greater of synchronous and asynchronous timing must be met.
- 3. These pins do not have a passive filter on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
- 4. Minimum length of RESET pulse, guaranteed not to be filtered by the internal filter.

# 5.3 DC electrical specifications at 3.3 V Range

### Table 9. DC electrical specifications at 3.3 V Range

Symbol	Parameter		Value	Unit	Notes	
		Min.	Тур.	Max.		
V <sub>DD</sub>	I/O Supply Voltage	2.7	3.3	4	V	1
V <sub>ih</sub>	Input Buffer High Voltage	$0.7 \times V_{DD}$	_	V <sub>DD</sub> + 0.3	V	2
V <sub>il</sub>	Input Buffer Low Voltage	V <sub>SS</sub> – 0.3	_	$0.3 \times V_{DD}$	V	3
V <sub>hys</sub>	Input Buffer Hysteresis	$0.06 \times V_{DD}$	_	—	V	
loh_Standard	I/O current source capability measured when pad = $(V_{DDE} - 0.8 V)$	3.5		—	mA	


Table continues on the next page...

S32K1xx Data Sheet, Rev. 4, 06/2017

Symbol	Description	Conditions	Min.	Typ. <sup>1</sup>	Max.	Unit	Notes
C <sub>P2</sub>	Analog Bus Capacitance		—	—	4	pF	
C <sub>S</sub>	Sampling capacitance		_	4	5	pF	
f <sub>ADCK</sub>	ADC conversion clock frequency	Normal usage	2	40	50	MHz	4, 5
f <sub>CONV</sub>	ADC conversion frequency	No ADC hardware averaging. <sup>6</sup> Continuous conversions enabled, subsequent conversion time	46.4	928	1160	Ksps	7, 8
		ADC hardware averaging set to 32. <sup>6</sup> Continuous conversions enabled, subsequent conversion time	1.45	29	36.25	Ksps	7, 8

Table 24. 12-bit ADC operating conditions (continued)

- 1. Typical values assume  $V_{DDA} = 5 \text{ V}$ , Temp = 25 °C,  $f_{ADCK} = 40 \text{ MHz}$ ,  $R_{AS}=20 \Omega$ , and  $C_{AS}=10 \text{ nF}$  unless otherwise stated. Typical values are for reference only, and are not tested in production.
- 2. DC potential difference.
- For packages without dedicated V<sub>REFH</sub> and V<sub>REFL</sub> pins, V<sub>REFH</sub> is internally tied to V<sub>DDA</sub>, and V<sub>REFL</sub> is internally tied to V<sub>SS</sub>. To get maximum performance, reference supply quality should be better than SAR ADC. See application note AN5032 for details.
- 4. Clock and compare cycle need to be set according to the guidelines mentioned in the Reference Manual .
- 5. ADC conversion will become less reliable above maximum frequency.
- 6. When using ADC hardware averaging, see the *Reference Manual* to determine the most appropriate setting for AVGS.
- 7. Numbers based on the minimum sampling time of 275 ns.
- 8. For guidelines and examples of conversion rate calculation, see the *Reference Manual* or download the ADC calculator tool.



### Figure 13. ADC input impedance equivalency diagram

### 6.4.1.2 12-bit ADC electrical characteristics

### NOTE

ADC performance specifications are documented using a single ADC. For parallel/simultaneous operation of both ADCs, either for sampling the same channel by both ADCs or for sampling different channels by each ADC, some amount of decrease in performance can be expected. Care must be taken to stagger the two ADC conversions, in particular the sample phase, to minimize the impact of simultaneous conversions.

Table 25. 12-bit ADC characteristics (2.7 V to 3 V) ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SS}$ )

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage		2.7	—	3	V	
I <sub>DDA_ADC</sub>	Supply current per ADC		—	0.6	1.5	mA	3
SMPLTS	Sample Time		275	_	Refer to the <i>Reference</i> <i>Manual</i>	ns	
TUE <sup>4</sup>	Total unadjusted error		_	±4	±8	LSB <sup>5</sup>	6, 7, 8, 9
DNL	Differential non-linearity			±1.0	_	LSB <sup>5</sup>	6, 7, 8, 9
INL	Integral non-linearity			±2.0	—	LSB <sup>5</sup>	6, 7, 8, 9

1. All accuracy numbers assume the ADC is calibrated with V<sub>REFH</sub>=V<sub>DDA</sub>=V<sub>DD</sub>, with the calibration frequency set to half the ADC clock frequency.

- 2. Typical values assume V<sub>DDA</sub> = 3 V, Temp = 25 °C,  $f_{ADCK}$  = 40 MHz,  $R_{AS}$ =20  $\Omega$ , and  $C_{AS}$ =10 nF, 100 LQFP package unless otherwise stated.
- 3. The ADC supply current depends on the ADC conversion rate.
- 4. Represents total static error, which includes offset and full scale error.
- 5. 1 LSB =  $(V_{REFH} V_{REFL})/2^N$
- 6. The specifications are with averaging and in standalone mode only. Performance may degrade depending upon device use case scenario. When using ADC averaging, refer to the *Reference Manual* to determine the most appropriate settings for AVGS.
- For ADC signals adjacent to V<sub>DD</sub>/V<sub>SS</sub> or XTAL/EXTAL or high frequency switching pins, some degradation in the ADC performance may be observed.
- 8. All values guarantee the performance of the ADC for multiple ADC input channel pins. When using ADC to monitor the internal analog parameters, assume minor degradation.
- 9. All the parameters in the table are given assuming system clock as the clocking source for ADC.

### Table 26. 12-bit ADC characteristics (3 V to 5.5 V)( $V_{REFH} = V_{DDA}$ , $V_{REFL} = V_{SS}$ )

Symbol	Description	Conditions <sup>1</sup>	Min.	Typ. <sup>2</sup>	Max.	Unit	Notes
V <sub>DDA</sub>	Supply voltage		3	—	5.5	V	
I <sub>DDA_ADC</sub>	Supply current per ADC		—	1	2.1	mA	3
SMPLTS	Sample Time		275		Refer to the <i>Reference</i> <i>Manual</i>	ns	

Table continues on the next page...

S32K1xx Data Sheet, Rev. 4, 06/2017 Preliminary

ADC electrical specifications




Figure 15. Typical hysteresis vs. Vin level (VDDA = 3.3 V, PMODE = 1)






Figure 16. Typical hysteresis vs. Vin level (VDDA = 5 V, PMODE = 0)


**Communication modules** 



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.






1.If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

### Figure 19. LPSPI master mode timing (CPHA = 1)

**Communication modules** 



#### 

Figure 21. LPSPI slave mode timing (CPHA = 1)

# 6.5.3 LPI2C electrical specifications

See General AC specifications for LPI2C specifications.

For supported baud rate see section 'Chip-specific LPI2C information' of the *Reference Manual*.

#### **Communication modules**




Figure 22. SAI Timing — Master modes

Symbol	Description	Min.	Max.	Unit
—	Operating voltage	2.97	3.6	V
S13	SAI_BCLK cycle time (input)	80	—	ns
S14 <sup>1</sup>	SAI_BCLK pulse width high/low (input)	45%	55%	BCLK period
S15	SAI_RXD input setup before SAI_BCLK	8	-	ns
S16	SAI_RXD input hold after SAI_BCLK	2	-	ns
S17	SAI_BCLK to SAI_TXD output valid		28	ns
S18	SAI_BCLK to SAI_TXD output invalid	0	_	ns
S19	SAI_FS input setup before SAI_BCLK	8	-	ns
S20	SAI_FS input hold after SAI_BCLK	2	-	ns
S21	SAI_BCLK to SAI_FS output valid	_	28	ns
S22	SAI_BCLK to SAI_FS output invalid	0	—	ns


### Table 31. Slave mode timing specifications

1. The slave mode parameters (S15 - S22) assume 50% duty cycle on SAI\_BCLK input. Any change in SAI\_BCLK duty cycle input must be taken care during the board design or by the master timing.

**Debug modules** 

Symbol	Description	Min.	Max.	Unit
MDC1	MDC pulse width high	40%	60%	MDC period
MDC2	MDC pulse width low	40%	60%	MDC period
MDC3	MDIO (input) to MDC rising edge setup	25	_	ns
MDC4	MDIO (input) to MDC rising edge hold	0		ns
MDC5	MDC falling edge to MDIO output valid (maximum propagation delay)	—	25	ns
MDC6	MDC falling edge to MDIO output invalid (minimum propagation delay)	-10		ns







### 6.5.7 Clockout frequency

Maximum supported clock out frequency for this device is 20 MHz

# 6.6 Debug modules

### 6.6.1 SWD electrical specofications

Symbol	Description	Description Run Mode			HSRU	N Mode		VLPR Mode				Unit		
		5.0 V IO		3.3	3.3 V IO		5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO	
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
S1	SWD_CLK frequency of operation	-	25	-	25	-	25	-	25	-	10	-	10	MHz
S2	SWD_CLK cycle period	1/S1	-	1/S1	-	1/S1	-	1/S1	-	1/S1	-	1/S1	-	ns
S3	SWD_CLK clock pulse width	S2/2 - 5	S2/2 + 5	S2/2 - 5	S2/2 + 5	S2/2 - 5	S2/2 + 5	S2/2 - 5	S2/2 + 5	S2/2 - 5	S2/2 + 5	S2/2 - 5	S2/2 + 5	ns
S4	SWD_CLK rise and fall times	-	1	-	1	-	1	-	1	-	1	-	1	ns
S9	SWD_DIO input data setup time to SWD_CLK rise	4	-	4	-	4	-	4	-	16	-	16	-	ns
S10	SWD_DIO input data hold time after SWD_CLK rise	3	-	3	-	3	-	3	-	10	-	10	-	ns
S11	SWD_CLK high to SWD_DIO data valid	-	28	-	38	-	28	-	38	-	70	-	77	ns
S12	SWD_CLK high to SWD_DIO high-Z	-	28	-	38	-	28	-	38	-	70	-	77	ns
S13	SWD_CLK high to SWD_DIO data invalid	0	-	0	-	0	-	0	-	0	-	0	-	ns

# Table 35. SWD electrical specifications




Figure 32. Test clock input timing




Figure 33. Boundary scan (JTAG) timing

### Table 38. Thermal characteristics for the 64/100/144/176-pin LQFP package (continued)

Rating	Conditions	Symbol	Packages	Values					
				S32K11x	S32K142	S32K144	S32K146	S32K148	1
Thermal resistance, Junction to Case <sup>5</sup>	_	R <sub>θJC</sub>	64	TBD	13	12	11	NA	°C/W
			100	TBD	13	12	11	NA	°C/W
			144	TBD	NA	NA	12	9	°C/W
			176	TBD	NA	NA	NA	9	°C/W
hermal resistance, Junction to Package	Natural	ΨJT	64	TBD	2	2	2	NA	°C/W
Top <sup>6</sup>	Convection		100	TBD	2	2	2	NA	°C/W
			144	TBD	NA	NA	2	1	°C/W
			176	TBD	NA	NA	NA	1	°C/W

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air 1. flow, power dissipation of other components on the board, and board thermal resistance.

2. Per JEDEC JESD51-2 with natural convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.

З. Per JEDEC JESD51-6 with forced convection for horizontally oriented board. Board meets JESD51-9 specification for 1s or 2s2p board, respectively.

4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1). 6.

Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.

Rev. No.	Date	Substantial Changes
		<ul> <li>Updated values for V<sub>REFH</sub> and V<sub>REFL</sub> to add refernce to the section "voltage and current operating requirments" for Min and Max values</li> <li>Updated footnote to Typ.</li> <li>Removed footnote from RAS Analog source resistance</li> <li>Updated figure: ADC input impedance equivalency diagram</li> <li>In table: 12-bit ADC characteristics (2.7 V to 3 V) (V<sub>REFH</sub> = V<sub>DDA</sub>, V<sub>REFL</sub> = V<sub>SS</sub>)</li> <li>Removed rows for V<sub>TEMP_S</sub> and V<sub>TEMP25</sub></li> <li>Updated footnote to Typ.</li> <li>In table: 12-bit ADC characteristics (3 V to 5.5 V)(V<sub>REFH</sub> = V<sub>DDA</sub>, V<sub>REFL</sub> = V<sub>SS</sub>)</li> <li>Removed rows for V<sub>TEMP_S</sub> and V<sub>TEMP25</sub></li> <li>Updated footnote to Typ.</li> <li>In table: 12-bit ADC characteristics (3 V to 5.5 V)(V<sub>REFH</sub> = V<sub>DDA</sub>, V<sub>REFL</sub> = V<sub>SS</sub>)</li> <li>Removed rows for V<sub>TEMP_S</sub> and V<sub>TEMP25</sub></li> <li>Removed number for TUE</li> <li>Updated footnote to Typ.</li> <li>In table: Comparator with 8-bit DAC electrical specifications</li> <li>Updated Typ. of I<sub>DDLS</sub> Supply current, Low-speed mode</li> <li>Updated Typ. of I<sub>DLSB</sub> Propagation delay, Low-speed mode</li> <li>Updated Typ. of t<sub>DLSB</sub> Propagation delay, High-speed mode</li> <li>Updated Typ. of t<sub>DLSB</sub> Propagation delay</li> <li>Added row for t<sub>DDAC</sub> Initialization and switching settling time</li> <li>Updated footnote</li> <li>Updated footnote</li> <li>Updated section: LPSPI electrical specifications</li> <li>Added section: SAI electrical specifications</li> <li>Added section: Clockout frequency</li> <li>Added section: Trace electrical specifications</li> <li>Added section: Trace electrical specifications</li> <li>Updated table: Table 38 : Updated numbers for S32K142 and S32K148</li> <li>Updated Document number for 32-pin QFN in topic Obtaining package dimensions</li> </ul>
3	14 March 2017	<ul> <li>In Table 2 <ul> <li>Updated min. value of V<sub>DD_OFF</sub></li> <li>Added parameter I<sub>INJSUM_AF</sub></li> </ul> </li> <li>Updated Power mode transition operating behaviors</li> <li>Updated Power consumption</li> <li>Updated footnote to T<sub>SPLL_LOCK</sub> in SPLL electrical specifications</li> <li>In 12-bit ADC electrical characteristics <ul> <li>Updated table: 12-bit ADC characteristics (2.7 V to 3 V) (VREFH = VDDA, VREFL = VSS)</li> <li>Added typ. value to I<sub>DDA_ADC</sub>, TUE, DNL, and INL</li> <li>Added min. value to SMPLTS</li> <li>Removed footnote 'All the parameters in this table '</li> <li>Updated table: 12-bit ADC characteristics (3 V to 5.5 V) (VREFH = VDDA, VREFL = VSS)</li> <li>Added typ. value to I<sub>DDA_ADC</sub></li> <li>Removed footnote 'All the parameters in this table '</li> </ul> </li> <li>In Table 21 updated Max. value of t<sub>vtykey</sub> to 33 µs</li> </ul>
4	02 June 2017	<ul> <li>In section: Block diagram, added block diagram for S32K11x series.</li> <li>Updated figure: S32K1xx product series comparison.</li> <li>In section: Determining valid orderable parts , added reference to attachement S32K_Part_Numbers.xlsx.</li> <li>In section: Ordering information <ul> <li>Updated figure: Ordering information.</li> </ul> </li> <li>In Table 1,</li> </ul>

### Table 40. Revision History (continued)

### S32K1xx Data Sheet, Rev. 4, 06/2017 Preliminary

68

#### How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and µVision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2015–2017 NXP B.V.

Document Number S32K1XX Revision 4, 06/2017



