NXP USA Inc. - FS32K144UST0VLHT Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	112MHz
Connectivity	CANbus, FlexIO, I ² C, LINbus, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	58
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b SAR; D/A1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k144ust0vlht

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Feature comparison





2 Feature comparison

The following figure summarizes the memory and package options for the S32K product series and demonstrates where this device fits within the overall series. All devices which share a common package are pin-to-pin compatible.

Feature comparison

		S32I	K11x	S32K14x						
	Parameter	K116	K118	K142	K144	K146	K148			
	Core	AF	RM [®] Cortex™-M0+		AF	RM [®] Cortex™-M4	F			
	Frequency	48	٧Hz		up to 112 MHz (HSRUN)					
	IEEE-754 FPU	()			•				
	HW security module (CSEc)1	(•		•	•				
	CRC module	1	x		1	x				
	ISO 26262	capable up	to ASIL-B	capable up to ASIL-B						
	Peripheral speed	up to 4	8 MHz		up to 112 MI	Hz (HSRUN)				
	Crossbar	•	•			•				
ε	DMA		•			•				
ste	EWM	1	0			•				
Ś	Memory protection unit	1	•			•				
	FIRC CMU		•		(D S				
	Watchdog	1	x		1	x				
	Low power modes	•	•			•				
	HSRUN mode	(o o			•				
	Number of I/Os	up to 43	up to 58	up t	o 89	up to 128	up to 156			
	Single supply voltage	2.7 -	5.5 V		2.7 -	5.5 V				
	Operating temperature (Ta) Temperature ambient	-40 to +85ºC / +	-105ºC / +125ºC		-40 to +85ºC / +	105ºC / +125ºC				
	Flash	128 KB	256 KB	256 KB	512 KB	1 MB	2 MB ²			
	Error correction code (ECC)	(•				•			
	System RAM (including FlexRAM and MTB)	17 KB	25 KB	32 KB	64 KB	128 KB	256 KB			
ory	FlexRAM (also available as system RAM)	21	KB	4 KB						
lem	Cache	(þ	4 KB						
~	EEPROM emulated by FlexRAM ¹	2 KB (up to 3	2 KB D-Flash)	4 KB (up to 64 KB D-Flash)			4 KB (up to 512 KB D-Flash as a part of 2 MB Flash) ³			
	External memory interface		>		0		QuadSPI incl. HyperBus™			
	Low power interrupt timer	1	x		1	x				
7	FlexTimer (16-bit counter) 8 channels	2x	(16)	4x	(32)	6x (48)	8x (64)			
Ĕ	Low power timer (LPTMR)	1	x		1	x				
	Real time counter (RTC)	1	х		1	х				
	Programmable delay block (PDB)	1	x		2	x				
ß	Trigger mux (TRGMUX)	1x (43)	1x (45)	1x ((64)	1x (73)	1x (81)			
nal	12-bit SAR ADC (1 MSPS each)	1x (14)	1x (16)	2x	(16)	2x (24)	2x (32)			
•	Comparator with 8-bit DAC	1	x		1	x				
	100 Mbit IEEE-1588 ethernet MAC		0	1	0		1x			
5	Serial audio interface (AC97, TDM, I2S)	(0		0		2x			
nicati	Low power UART/LIN (Supports LIN protocol versions 1.3, 2.0, 2.1, and SAE J2602)	2	x	2x		Зx				
Ē	Low power SPI	1x	2x	2x		Зx				
Con	Low power I2C	1	x		1x	-	2x			
Ť	FlexCAN (CAN-FD ISO/CD 11898-1)	1 (1x wi	x th FD)	2x (1x with FD)	3x (1x with FD)	3x (2x with FD)	3x (3x with FD)			
	FlexIO (8 pins configurable as UART, SPI, I2C, I2S)	1	x	(1x	()	(0.1.1.1.2)			
Es	Debug & trace	SWD, MTB (1 KB), JTAG4	4 SWD, JTAG (ITM, SWV, SWO)			SWD, JTAG (ITM, SWV, SWO), ETM			
₫	Ecosystem (IDE, compiler, debugger)	NXP S32 Design Si IAR, GHS, COSMIC,	tudio (GCC) + SDK, Lauterbach, iSystems	N IAF	IXP S32 Design St 3, GHS, COSMIC,	udio (GCC) + SDł Lauterbach, iSyste	ζ, ems			
Other	Packages	QFN-32 LQFP-48	LQFP-48 LQFP-64	LQFP-64 LQFP-100	LQFP-64 LQFP-100 MAPBGA-100	LQFP-64 MAPBGA-100 LQFP-100 LQFP-144	MAPBGA-100 LQFP-144 LQFP-176			

LEGEND: • Not implemented • Available on the device 1 No FTFC commands, including CSE commands (CSEc parts) are available when chip is in VLPR or HSRUN mode. 2 Available when EEEPROM, CSEc and Data Flash are not used. Else only up to 1,984 KB is available for Program Flash. 3 Up to 64 KB of flash is used as EEPROM backup and the remaining 448 KB of the last 512 KB block can be used as Data flash or Program flash. See chapter FTFC for details. 4 Only for BSR Figure 3. S32K1xx product series comparison

3 Ordering parts

3.1 Determining valid orderable parts

To determine the orderable part numbers for this device, go to www.nxp.com and perform a part number search. Additionally see the attachment $S32K_Part_Numbers.xlsx$.

NOTE

Not all part number combinations exist

3.2 Ordering information

	F/P	S32	Κ	1	0	0	Х	Y	F0	Μ	LC	R
Product status Product type/brand												
Product line												
Series/Family (including generation) Core platform/ Performance												
Memory size												
Ordering option 1: Letter												
Ordering option 2: Letter												
Fab and Mask rev. letter												
Temperature												
Package												
Tape and Reel												

Product status

P: Prototype

F: Qualified ordering P/N

Product type/brand S32: Automotive 32-bit MCU

Product line K: ARM Cortex MCUs M: MagniV/Mixed Signal

Series/Family 1: 1st product series

2: 2nd product series

Core platform/Performance

1: ARM Cortex M0+ 4: ARM Cortex M4F

Memory size

	2	4	6	8
M0+	32 K	64 K	128 K	256 K
M4F	256 K	512 K	1 M	2 M

Ordering option

X: Speed

- B: 48 MHz without DMA (only for S32K11x) L: 48 MHz with DMA (only for S32K11x) M: 64 MHz H: 80 MHz U: 112 MHz
- Y: Optional feature
- N: No/None R: Max. RAM
- F: CAN-FD and FlexIO including max. RAM
- S: Security including max. RAM
- A: CAN-FD, FlexIO, and Security including max. RAM
- E: Ethernet and audio including max. RAM
- J: CAN FD, FlexIO, Security, Ethernet and audio including max. RAM

Fab and Mask rev. letter

Fx: ATMC Tx: GF XX: Flex #

x0: 1st fab revision x1: 2nd fab revision

Figure 4. Ordering information

Temperature

C: -40C to 85C V: -40C to 105C M: -40C to 125C

Package

Pins	LQFP	LQFP -EP	LQFP -EP QFN			
32	LC	-	FM	-		
48	LF	KF	FT	-		
64	LH	кн	-	-		
100	LL	-	-	мн		
144	LQ	-	-	-		
176	LU	-	-	-		

Tape and Reel

T: Trays and Tubes R: Tape and Reel

T_J (Junction temperature)=125 °C. Assumes TA=105 °C for HSRUN mode

• Assumes maximum θJA for 2s2p board. See Thermal characteristics

8. 60 seconds lifetime; device in reset (no outputs enabled/toggling)

4.2 Voltage and current operating requirements

NOTE

Full functionality/specifications cannot be guaranteed when voltage drops below 2.7 V.

Table 2. Voltage and current operating requirements 1

Symbol	Description	Min.	Max.	Unit	Notes
V _{DD} ²	Supply voltage	2.7 ³	5.5	V	4
V _{DD_OFF}	Voltage allowed to be developed on V_{DD} pin when it is not powered from any external power supply source.	0	0.1	V	
V _{DDA}	Analog supply voltage	2.7	5.5	V	4
$V_{DD} - V_{DDA}$	V _{DD} -to-V _{DDA} differential voltage	- 0.1	0.1	V	
V _{REFH}	ADC reference voltage high	2.7	V _{DDA} + 0.1	V	5
V _{REFL}	ADC reference voltage low	-0.1	0.1	V	
V _{ODPU}	Open drain pullup voltage level	V _{DD}	V _{DD}	V	6
I _{INJPAD_DC_OP} 7	Continuous DC input current (positive / negative) that can be injected into an I/O pin	-3	+3	mA	
I _{INJSUM_DC_OP}	Continuous total DC input current that can be injected across all I/O pins such that there's no degradation in accuracy of analog modules: ADC and ACMP (See section Analog Modules)	_	30	mA	

- 1. Typical conditions assumes $V_{DD} = V_{DDA} = V_{REFH} = 5$ V, temperature = 25 °C and typical silicon process unless otherwise stated.
- As V_{DD} varies between the minimum value and the absolute maximum value the analog characteristics of the I/O and the ADC will both change. See section I/O parameters and ADC electrical specifications respectively for details.
- 3. S32K148 will operate from 2.7 V when executing from internal FIRC. When the PLL is engaged S32K148 is guaranteed to operate from 2.97 V. All other S32K family devices operate from 2.7 V in all modes.
- V_{DD} and V_{DDA} must be shorted to a common source on PCB. Appropriate decoupling capacitors to be used to filter noise on the supplies. See application note AN5032 for reference supply design for SAR ADC.
- 5. V_{REFH} should always be equal to or less than V_{DDA} + 0.1 V and V_{DD} + 0.1 V
- 6. Open drain outputs must be pulled to V_{DD} .
- 7. When input pad voltage levels are close to V_{DD} or V_{SS} , practically no current injection is possible.

4.4 Power and ground pins



Figure 5. Pinout decoupling

Table 4. Supplies decoupling capacitors 1, 2

Symbol	Description	Min. ³	Тур.	Max.	Unit
C _{REF} ^{, 4} , ⁵	ADC reference high decoupling capacitance	70	100	—	nF
C _{DEC} ⁵ , ⁶ , ⁷	Recommended decoupling capacitance	70	100		nF

- V_{DD} and V_{DDA} must be shorted to a common source on PCB. Appropriate decoupling capacitors to be used to filter noise on the supplies. See application note AN5032 for reference supply design for SAR ADC. All V_{SS} pins should be connected to common ground at the PCB level.
- 2. All decoupling capacitors must be low ESR ceramic capacitors (for example X7R type).
- 3. Minimum recommendation is after considering component aging and tolerance.
- 4. For improved performance, it is recommended to use 10 µF, 0.1 µF and 1 nF capacitors in parallel.
- 5. All decoupling capacitors should be placed as close as possible to the corresponding supply and ground pins.
- 6. Contact your local Field Applications Engineer for details on best analog routing practices.
- 7. The filtering used for decoupling the device supplies must comply with the following best practices rules:
 - The protection/decoupling capacitors must be on the path of the trace connected to that component.

	Tab	le 7.	Powe	r cons	ump	tion (Typicals	unless s	stated	other	wise) 1						-				
	Ambient Temperature (°C)	VLPS (μΑ) ^{2, 3}		VLPS (j		VLPS (μΑ) ^{2, 3}		VLPS (μΑ) ^{2, 3}		_PR nA)	STOP1 (mA)	STOP2 (mA)	RUN MHz	l@48 (mA)	RUN@ (n	64 MHz hA)	RUN@ (n	80 MHz nA)	HSRU MHz (N@112 (mA) ⁴	ldd/MH z (μΑ/ MHz) ⁵
			Peripherals disabled ⁶	Peripherals enabled	Peripherals disabled	Peripherals enabled			Peripherals disabled	Peripherals enabled											
S32K116	25	Тур	26	38	1.9	2.5	7	12	TBD	TBD			N	IA			TBD				
	105	Тур	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	-						TBD				
		Max	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	-						TBD				
	125	Max	TBD	TBD	TBD	TBD	TBD	TBD	TBD	40			1	[1		TBD				
S32K118	25	Тур	26	38	1.9	2.5	7	12	TBD	TBD			N	A			TBD				
	105	Тур	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD							TBD				
		Max	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD							TBD				
	125	Max	TBD	TBD	TBD	TBD	TBD	TBD	TBD	42		Γ	1	L	1		TBD				
S32K142	25	Тур	29	42	1.9	2.5	10	15	TBD	TBD	Ν	IA	TBD	TBD	TBD	TBD	TBD				
	105	Тур	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD			48	57	65	75	TBD				
		Max	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD			TBD	TBD	85	90	TBD				
	125	Max	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD			60	65	N	A	TBD				
S32K144	25	Тур	29.8	39.1	1.48	1.50	7	7.7	19.7	26.9	25.1	33.3	30.2	39.6	43.3	55.6	378				

Table continues on the next page...

S32K1xx Data Sheet, Rev. 4, 06/2017 Preliminary

Table 7. Power consumption (Typicals unless stated otherwise) 1 (continued)

	Ambient Temperature (°C)		VLPS	(μΑ) ^{2, 3}	VI (n	.PR nA)	STOP1 (mA)	STOP2 (mA)	RUN MHz	I@48 (mA)	RUN@ (n	64 MHz nA)	RUN@ (n	80 MHz nA)	HSRU MHz (N@112 (mA) ⁴	ldd/MH z (μΑ/ MHz) ⁵
	85	Тур	150	159	1.72	1.85	7.2	8.1	20.4	27.1	26.1	33.5	30.5	40	43.9	56.1	381
		Max	359	384	2.60	2.65	8.3	9.2	21.9	28.5	27.8	34.4	32.9	41.5	45.5	57.5	411
	105	Тур	256	273	1.80	2.10	7.8	8.5	20.6	27.4	26.6	33.8	31.2	40.5	44.8	57.1	390
		Max	850	900	2.65	2.70	10.3	10.6	22.7	30	28.3	36.5	33.4	43.3	47.9	61.3	418
	125	Max	1960	1998	3.18	3.25	12.2	13	25.3	32.7	35	39.8	37.1	46.5	NA	NA	464
S32K146	25	Тур	40	55	5	6	15	20	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD
	105	Тур	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD
		Max	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	95	110	TBD
	125	Max	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	70	80	NA	NA	TBD
S32K148 ^{7, 8}	25	Тур	40	60	5	6	15	20	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD
	105	Тур	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD
		Max	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	120	125	TBD
	125	Max	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	100	110	NA	NA	TBD

1. Typical current numbers are indicative for typical silicon process and may vary based on the silicon distribution and user configuration.

2. This is an average based on the use case described in the Comparator section, whereby the analog sampling is taking place periodically, with a mechanism to only enable the DAC as required. The numbers quoted assumes that only a single ANLCMP is active and the others are disabled

3. Current numbers are for reduced configuration and may vary based on user configuration and silicon process variation.

4. HSRUN mode must not be used at 125°C. Max ambient temperature for HSRUN mode is 105°C.

5. Values mentioned are measured at 25 °C at RUN@80 MHz with peripherals disabled.

6. With PMC_REGSC[CLKBIASDIS] set to 1. See Reference Manual for details.

7. Above S32K148 data is preliminary targets only

8. The S32K148 data points assume that ENET/QuadSPI/SAI etc. are active. If the same configuration is selected as per the S32K144, then the two devices will have very similar IDD.

17

Table 10.	DC electrical s	pecifications a	at 5.0 V	Range	(continued)	
-----------	-----------------	-----------------	----------	-------	-------------	--

Symbol	Parameter		Value		Unit	Notes
		Min.	Тур.	Max.		
loh_Strong	I/O current source capability measured when $pad = V_{DDE} - 0.8 V$	20	_	_	mA	3, 4
lol_Strong	I/O current sink capability measured when pad = 0.8 V	20	_		mA	4, 5
IOHT	Output high current total for all ports	—	_	100	mA	
IIN	Input leakage current (per pin) for full	temperature	e range at V _D	_D = 5.5 V		6
	All pins other than high drive port pins		0.005	0.5	μA	•
	High drive port pins		0.010	0.5	μA	
R _{PU}	Internal pullup resistors	20		50	kΩ	7
R _{PD}	Internal pulldown resistors	20		50	kΩ	8

- 1. For reset pads, same V_{ih} levels are applicable
- 2. For reset pads, same V_{il} levels are applicable
- 3. The value given is measured at high drive strength mode. For value at low drive strength mode see the loh_Standard value given above.
- 4. The strong pad I/O pin is capable of switching a 50 pF load at up to 40 MHz.
- 5. The value given is measured at high drive strength mode. For value at low drive strength mode see the lol_Standard value given above.
- 6. Several I/O have both high drive and normal drive capability selected by the associated Portx_PCRn[DSE] control bit. All other GPIOs are normal drive only. For details refer to *SK3K144_IO_Signal_Description_Input_Multiplexing.xlsx* attached with the *Reference Manual*.
- 7. Measured at input $V = V_{SS}$
- 8. Measured at input $V = V_{DD}$

5.5 AC electrical specifications at 3.3 V range

Table 11. AC electrical s	specifications a	t 3.3 V Range
---------------------------	------------------	---------------

Symbol	DSE	Rise tii	ne (nS) ¹	Fall tim	ne (nS) ¹	Capacitance (pF) ²
		Min.	Max.	Min.	Max.	
Standard	NA	4.6	14.5	3.9	15.7	25
		7.2	23.7	6.2	26.2	50
		24.0	75.4	20.8	88.4	200
Strong	0	4.6	14.5	3.9	15.7	25
		7.2	23.7	6.2	26.2	50
		24.0	75.4	20.8	88.4	200
	1	2.0	5.8	1.8	6.1	25
		2.8	8.0	2.6	8.3	50
		7.0	20.7	6.0	22.4	200

- 1. For reference only. Run simulations with the IBIS model and your custom board for accurate results.
- 2. Maximum capacitances supported on Standard IOs. However interface or protocol specific specifications might be different, for example for ENET, QSPI etc. . For protocol specific AC specifications, see respective sections.

Table 15. External System Oscillator electrical specifications (continued)

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
	High-gain mode (HGO=1)	—	1	—	MΩ	
R _S	Series resistor					
	Low-gain mode (HGO=0)	_	0	_	kΩ	
	High-gain mode (HGO=1)	—	0	—	kΩ	
V _{pp}	Peak-to-peak amplitude of oscillation (oscillator mode)					3
	Low-gain mode (HGO=0)	_	1.0	_	V	1
	High-gain mode (HGO=1)	_	3.3	—	V	

1. Crystal oscillator circuit provides stable oscillations when $g_{mXOSC} > 5 * gm_{crit}$. The gm_crit is defined as:

gm_crit = 4 * ESR * $(2\pi F)^2$ * $(C_0 + C_L)^2$

where:

2.

- g_{mXOSC} is the transconductance of the internal oscillator circuit
- · ESR is the equivalent series resistance of the external crystal
- F is the external crystal oscillation frequency
- C₀ is the shunt capacitance of the external crystal
- C_L is the external crystal total load capacitance. $C_L = C_s + [C_1 * C_2 / (C_1 + C_2)]$
- C_{s} is stray or parasitic capacitance on the pin due to any PCB traces
- C_1 , C_2 external load capacitances on EXTAL and XTAL pins

See manufacture datasheet for external crystal component values

- When low-gain is selected, internal R_F will be selected and external R_F should not be attached.
 - When high-gain is selected, external R_F (1 M Ohm) needs to be connected for proper operation of the crystal. For external resistor, up to 5% tolerance is allowed.
- 3. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

6.2.2 External System Oscillator frequency specifications Table 16. External System Oscillator frequency specifications

Symbol	Description	Min.	Тур.	Max.	Unit	Notes
f _{osc_hi}	Oscillator crystal or resonator frequency	4	—	40	MHz	
f _{ec_extal}	Input clock frequency (external clock mode)	—	—	50	MHz	
t _{dc_extal}	Input clock duty cycle (external clock mode)	40	50	60	%	
t _{cst}	Crystal Start-up Time	•	•	•	•	
	8 MHz low-gain mode (HGO=0)	—	1.5	—	ms	1
	8 MHz high-gain mode (HGO=1)		2.5	—		
	40 MHz low-gain mode (HGO=0)	_	2	—]	
	40 MHz high-gain mode (HGO=1)	—	2	—	1	

1. Proper PC board layout procedures must be followed to achieve specifications.

6.2.4 Low Power Oscillator (LPO) electrical specifications Table 19. Low Power Oscillator (LPO) electrical specifications

Symbol	Parameter	Min.	Тур.	Max.	Unit
F _{LPO}	Internal low power oscillator frequency	113	128	139	kHz
T _{startup}	Startup Time	—		20	μs

6.2.5 SPLL electrical specifications

Table 20. SPLL electrical specifications

Symbol	Parameter	Min.	Тур.	Max.	Unit
F _{SPLL_REF} ¹	PLL Reference Frequency Range	8	—	16	MHz
F _{SPLL_Input} ²	PLL Input Frequency	8	—	40	MHz
F _{VCO_CLK}	VCO output frequency	180	—	320	MHz
F _{SPLL_CLK}	PLL output frequency	90	—	160	MHz
J _{CYC_SPLL}	PLL Period Jitter (RMS) ³				
	at F _{VCO_CLK} 180 MHz	_	120	_	ps
	at F _{VCO_CLK} 320 MHz	_	75	_	ps
J _{ACC_SPLL}	PLL accumulated jitter over 1µs (RMS) ³				
	at F _{VCO_CLK} 180 MHz	_	1350	_	ps
	at F _{VCO_CLK} 320 MHz	_	600	_	ps
D _{UNL}	Lock exit frequency tolerance	± 4.47	—	± 5.97	%
T _{SPLL_LOCK}	Lock detector detection time ⁴		—	150 × 10 ⁻⁶ + 1075(1/F _{SPLL_REF})	S

1. F_{SPLL_REF} is PLL reference frequency range after the PREDIV. For PREDIV and MULT settings refer SCG_SPLLCFG register of Reference Manual.

 F_{SPLL_Input} is PLL input frequency range before the PREDIV must be limited to the range 8 MHz to 40 MHz. This input source could be derived from a crystal oscillator or some other external square wave clock source using OSC bypass mode. For external clock source settings refer SCG_SOSCCFG register of Reference Manual.

3. This specification was obtained using a NXP developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary

4. Lock detector detection time is defined as the time between PLL enablement and clock availability for system use.

6.3 Memory and memory interfaces

6.3.1 Flash memory module (FTFC) electrical specifications

This section describes the electrical characteristics of the flash memory module.

Table 29. LPSPI electrical specifications1 (continued)

Num	Symbol	Description	Conditions		Run	Mode ²			HSRU	Mode ²			VLPR	Mode		Unit		
				5.0	V IO	3.3	V IO	5.0	V IO	3.3	V IO	5.0	V IO	3.3 V	/ 10	1		
						Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	1
10	t _v	Data valid	Slave	-	30	-	39	-	26	-	36	-	92	-	96	ns		
		(after	Master	-	12	-	16	-	11	-	15	-	47	-	48	1		
		edge)	Master Loopback ⁵	-	12	-	16	-	11	-	15	-	47	-	48			
			Master Loopback(slow) 6	-	8	-	10	-	7	-	9	-	44	-	44			
11	t _{HO}	Data hold	Slave	4	-	4	-	4	-	4	-	4	-	4	-	ns		
	time(outputs)	time(outputs)	Master	-15	-	-22	-	-15	-	-23	-	-22	-	-29	-			
			Master Loopback ⁵	-10	-	-14	-	-10	-	-14	-	-14	-	-19	-			
		Master Loopback(slow) 6	-15	-	-22	-	-15	-	-22	-	-21	-	-27	-				
12	t _{RI/FI}	Rise/Fall	Slave	-	1	-	1	-	1	-	1	-	1	-	1	ns		
		time input	Master	-		-		-		-		-		-				
			Master Loopback ⁵	-		-		-		-		-		-				
			Master Loopback(slow) 6	-		-		-		-		-		-				
13	t _{RO/FO}	Rise/Fall	Slave	-	25	-	25	-	25	-	25	-	25	-	25	ns		
		time output	Master	-		-		-		-	-	-		-				
			Master Loopback ⁵	-		-		-		-		-		-				
			Master Loopback(slow) 6	-		-	1	-		-		-		-				

Trace length should not exceed 11 inches for SCK pad when used in Master loopback mode.

While transitioning from HSRUN mode to RUN mode, LPSPI output clock should not be more than 14 MHz. f_{periph} = LPSPI peripheral clock 2.

3.

1.

Communication modules



Figure 22. SAI Timing — Master modes

Symbol	Description	Min.	Max.	Unit
—	Operating voltage	2.97	3.6	V
S13	SAI_BCLK cycle time (input)	80	—	ns
S14 ¹	SAI_BCLK pulse width high/low (input)	45%	55%	BCLK period
S15	SAI_RXD input setup before SAI_BCLK	8	_	ns
S16	SAI_RXD input hold after SAI_BCLK	2	_	ns
S17	SAI_BCLK to SAI_TXD output valid	—	28	ns
S18	SAI_BCLK to SAI_TXD output invalid	0	—	ns
S19	SAI_FS input setup before SAI_BCLK	8	_	ns
S20	SAI_FS input hold after SAI_BCLK	2	_	ns
S21	SAI_BCLK to SAI_FS output valid	—	28	ns
S22	SAI_BCLK to SAI_FS output invalid	0	_	ns

Table 31. Slave mode timing specifications

1. The slave mode parameters (S15 - S22) assume 50% duty cycle on SAI_BCLK input. Any change in SAI_BCLK duty cycle input must be taken care during the board design or by the master timing.

Table 33. RMII signal switching specifications (continued)

Symbol	Description	Min.	Max.	Unit
RMII7	RMII_CLK to TXD[1:0], TXEN invalid	2	—	ns
RMII8	RMII_CLK to TXD[1:0], TXEN valid		15	ns



Figure 26. RMII receive diagram





The following table describes the MDIO electrical characteristics.

- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN), the interface should be OFF.
- MDIO pin must have external Pull-up.

Table 34. MDIO timing specifications

Symbol	Description	Min.	Max.	Unit
_	MDC Clock Frequency		2.5	MHz

Table continues on the next page...



Figure 29. Serial wire clock input timing



Figure 30. Serial wire data timing

6.6.2 Trace electrical specifications

The following table describes the Trace electrical characteristics.

- Measurements are with maximum output load of 50 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN), the interface should be OFF.

	Symbol	Description	RUN Mode			HSRUI	N Mode	VLPR Mode	Unit
_	Fsys	System frequency	80	48	40	112	80	4	MHz

Table 36.	Trace s	pecifications
-----------	---------	---------------

Table continues on the next page...

S32K1xx Data Sheet, Rev. 4, 06/2017 Preliminary

	Symbol	Description	RUN Mode		HSRUN Mode		VLPR Mode	Unit	
	f _{TRACE}	Max Trace frequency	80	48	40	74.667	80	4	MHz
ads	t _{DVO}	Data Output Valid	4	4	4	4	4	20	ns
Trace on fast p	t _{DIV}	Data Output Invalid	-2	-2	-2	-2	-2	-10	ns
	f _{TRACE}	Max Trace frequency	22.86	24	20	22.4	22.86	4	MHz
ads	t _{DVO}	Data Output Valid	8	8	8	8	8	20	ns
Trace on slow p	t _{DIV}	Data Output Invalid	-4	-4	-4	-4	-4	-10	ns

Table 36. Trace specifications (continued)





6.6.3 JTAG electrical specifications



Figure 32. Test clock input timing



Figure 33. Boundary scan (JTAG) timing

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using this equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

- T_T = thermocouple temperature on top of the package (°C)
- Ψ_{JT} = thermal characterization parameter (°C/W)
- P_D = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

8 Dimensions

8.1 Obtaining package dimensions

Package dimensions are provided in the package drawings.

To find a package drawing, go to http://www.nxp.com and perform a keyword search for the drawing's document number:

Package option	Document Number
32-pin QFN	SOT617-3 ¹
48-pin LQFP	98ASH00962A
64-pin LQFP	98ASS23234W
100-pin LQFP	98ASS23308W
100 MAP BGA	98ASA00802D
144-pin LQFP	98ASS23177W
176-pin LQFP	98ASS23479W

1. 5x5 mm package

Rev. No.	Date	Substantial Changes
		 Added footnotes V_{ih} Input Buffer High Voltage and V_{ih} Input Buffer Low
		Voltage
		Updated table: AC electrical specifications at 3.3 V range
		Updated table: AC electrical specifications at 5 V range
		 In table. Standard input pin capacitance Added fastnata to Normal run mode (\$20K14x parios)
		Added Toolinole to Normal Turi mode (552K 14X Series) Bemoved note from 1M obms Feedback Resistor in figure Oscillator
		connections scheme
		In table: External System Oscillator electrical specifications
		 Updated typical of I_{DDOSC} Supply current — low-gain mode (low-power
		mode) (HGO=0) 1 for 4 and 8 MHz
		 Removed rows for I_{Ik_ext} EXTAL/XTAL impedence High-frequency, low-
		gain mode (low-power mode) and high-frequency, high-gain mode and
		V _{EXTAL}
		Updated Typ. of H _S low-gain mode
		 Opualed description of n_F, n_S, and v_{PP} Bemoved footnote from B₋ Feedback resistor
		 Undated footnote for C₄ C₅ and B₅
		• In table: Table 16
		 Removed mention of high-frequency
		Added HGO 0, 1 information
		 In table: Fast internal RC Oscillator electrical specifications
		Updated F _{FIRC}
		• Updated description of ΔF
		 Updated typ and max values of 1_{JIT} cycle-to-cycle litter and 1_{JIT} Long torm litter over 1000 evelop
		 Added footnotes to T_u cycle to cycle iitter and T_u l ong term iitter
		over 1000 cvcles
		 Updated naming convention of IDDEIBC Supply current
		Added footnote to I _{DDFIRC} Supply current
		 Added footnote to column Parameter
		In table: Slow internal RC oscillator (SIRC) electrical specifications
		Removed V _{DD} Supply current in 2 MHz Mode Demoved featurete and undeted description of A F
		 Removed toolnote and updated description of ΔF Updated featnets to Fairs and Leases
		In table: SPLL electrical specifications
		Added row for FSPLL REF PLL Reference
		 Updated naming convention throughout the table
		 Updated the max value of T_{SPLL_LOCK} Lock detector detection time
		In table: Table 21
		Added footnotes:
		All command times assumes For all EERBOM Emulation torms
		 'For all EEF HOW Emulation terms 'First time' FERAM writes after a POB
		Removed footnote 'Assumes 25 MHz or'
		Updated Max of t _{eewr32bers}
		Added parameters t _{quickwr} and t _{quickwrClnup}
		In table: Table 22
		Removed Typ. values for all parameters
		Hemoved tootnote 'I ypical values represent ' Added fastasts 'Any other EEE driver users
		Added toothole Any other EEE driver usage
		Bemoved tonic: Beliability Safety and Security modules
		In table: 12-bit ADC operating conditions
		Updated V _{DDA}

Table continues on the next page ...

How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTest, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorlQ, QorlQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and µVision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2015–2017 NXP B.V.

Document Number S32K1XX Revision 4, 06/2017



