



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	80MHz
Connectivity	CANbus, FlexIO, I ² C, LINbus, SPI, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	58
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 24x12b SAR; D/A1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/fs32k146hrt0clht

Table of Contents

1	Block diagram.....	4	6.2.5	SPLL electrical specifications	27
2	Feature comparison.....	5	6.3	Memory and memory interfaces.....	27
3	Ordering parts.....	7	6.3.1	Flash memory module (FTFC) electrical specifications.....	27
3.1	Determining valid orderable parts	7	6.3.1.1	Flash timing specifications — commands.....	27
3.2	Ordering information	8	6.3.1.2	Reliability specifications.....	29
4	General.....	9	6.3.2	QuadSPI AC specifications.....	30
4.1	Absolute maximum ratings.....	9	6.4	Analog modules.....	34
4.2	Voltage and current operating requirements.....	10	6.4.1	ADC electrical specifications.....	34
4.3	Thermal operating characteristics.....	11	6.4.1.1	12-bit ADC operating conditions.....	34
4.4	Power and ground pins.....	12	6.4.1.2	12-bit ADC electrical characteristics.....	36
4.5	LVR, LVD and POR operating requirements.....	13	6.4.2	CMP with 8-bit DAC electrical specifications.....	37
4.6	Power mode transition operating behaviors.....	14	6.5	Communication modules.....	41
4.7	Power consumption.....	15	6.5.1	LPUART electrical specifications.....	41
4.7.1	Modes configuration.....	18	6.5.2	LPSPi electrical specifications.....	41
4.8	ESD handling ratings.....	18	6.5.3	LPI2C electrical specifications.....	48
4.9	EMC radiated emissions operating behaviors.....	18	6.5.4	FlexCAN electrical specifications.....	49
5	I/O parameters.....	18	6.5.5	SAI electrical specifications.....	49
5.1	AC electrical characteristics.....	18	6.5.6	Ethernet AC specifications.....	51
5.2	General AC specifications.....	19	6.5.7	Clockout frequency.....	54
5.3	DC electrical specifications at 3.3 V Range.....	19	6.6	Debug modules.....	54
5.4	DC electrical specifications at 5.0 V Range.....	20	6.6.1	SWD electrical specofications	54
5.5	AC electrical specifications at 3.3 V range	21	6.6.2	Trace electrical specifications.....	56
5.6	AC electrical specifications at 5 V range	22	6.6.3	JTAG electrical specifications.....	57
5.7	Standard input pin capacitance.....	22	7	Thermal attributes.....	60
5.8	Device clock specifications.....	22	7.1	Description.....	60
6	Peripheral operating requirements and behaviors.....	23	7.2	Thermal characteristics.....	60
6.1	System modules.....	23	7.3	General notes for specifications at maximum junction temperature.....	64
6.2	Clock interface modules.....	23	8	Dimensions.....	65
6.2.1	External System Oscillator electrical specifications....	23	8.1	Obtaining package dimensions	65
6.2.2	External System Oscillator frequency specifications .	25	9	Pinouts.....	66
6.2.3	System Clock Generation (SCG) specifications.....	26	9.1	Package pinouts and signal descriptions.....	66
6.2.3.1	Fast internal RC Oscillator (FIRC) electrical specifications.....	26	10	Revision History.....	66
6.2.3.2	Slow internal RC oscillator (SIRC) electrical specifications	26			
6.2.4	Low Power Oscillator (LPO) electrical specifications	27			

1 Block diagram

Following figures show superset high level architecture block diagrams of S32K14x series and S32K11x series respectively. Other devices within the family have a subset of the features. See [Feature comparison](#) for chip specific values.




Figure 1. High-level architecture diagram for the S32K14x family

3 Ordering parts


3.1 Determining valid orderable parts

To determine the orderable part numbers for this device, go to www.nxp.com and perform a part number search. Additionally see the attachment *S32K_Part_Numbers.xlsx*.

NOTE

Not all part number combinations exist

- No trace exceeding 1 mm from the protection to the trace or to the ground.
- The protection/decoupling capacitors must be as close as possible to the input pin of the device (maximum 2 mm).
- The ground of the protection is connected as short as possible to the ground plane under the integrated circuit.



*Note: VSSA and VSS are shorted at package level

Figure 6. Power diagram

4.5 LVR, LVD and POR operating requirements

Table 5. V_{DD} supply LVR, LVD and POR operating requirements

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
V_{POR}	Rising and falling V_{DD} POR detect voltage	1.1	1.6	2.0	V	
V_{LVR}	LVR falling threshold (RUN, HSRUN, and STOP modes)	2.50	2.58	2.7	V	
V_{LVR_HYST}	LVR hysteresis	—	45	—	mV	1
V_{LVR_LP}	LVR falling threshold (VLPS/VLPR modes)	1.97	2.22	2.44	V	

Table continues on the next page...

Table 6. Power mode transition operating behaviors (continued)

Symbol	Description	Min.	Typ.	Max.	Unit
	VLPS → RUN	8	—	17	μs
	STOP1 → RUN	0.07	0.075	0.08	μs
	STOP2 → RUN	0.07	0.075	0.08	μs
	VLPR → RUN	19	—	26	μs
	VLPR → VLPS	5.75	6.25	6.5	μs
	VLPS → VLPR	26.5	27.25	27.75	μs
	RUN → Compute operation	0.35	0.38	0.4	μs
	HSRUN → Compute operation	0.3	0.31	0.35	μs
	RUN → STOP1	0.35	0.38	0.4	μs
	RUN → STOP2	0.2	0.23	0.25	μs
	RUN → VLPS	0.35	0.38	0.4	μs
	RUN → VLPR	4.4	4.7	5	μs
	VLPS → Asynchronous DMA Wakeup	105	110	125	μs
	STOP1 → Asynchronous DMA Wakeup	1	1.1	1.3	μs
	STOP2 → Asynchronous DMA Wakeup	1	1.1	1.3	μs
	Pin reset → Code execution	—	214	—	μs

NOTE

HSRUN should only be used when frequencies in excess of 80 MHz are required. When using 80 MHz and below, RUN mode is the recommended operating mode.

4.7 Power consumption

The following table shows the power consumption targets for the device in various mode of operations.

4.7.1 Modes configuration

Attached *S32K1xx_Power_Modes_Configuration.xlsx* details the modes used in gathering the power consumption data stated in the above table [Table 7](#). For full functionality refer to table: Module operation in available low power modes of the *Reference Manual*.

4.8 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V_{HBM}	Electrostatic discharge voltage, human body model	– 4000	4000	V	1
V_{CDM}	Electrostatic discharge voltage, charged-device model				2
	All pins except the corner pins	– 500	500	V	
	Corner pins only	– 750	750	V	
I_{LAT}	Latch-up current at ambient temperature of 125 °C	– 100	100	mA	3

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78, *IC Latch-Up Test*.


4.9 EMC radiated emissions operating behaviors

EMC measurements to IC-level IEC standards are available from NXP on request.

5 I/O parameters

5.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



The midpoint is $V_{IL} + (V_{IH} - V_{IL})/2$.

Figure 7. Input signal measurement reference

5.2 General AC specifications

These general purpose specifications apply to all signals configured for GPIO, UART, and timers.

Table 8. General switching specifications

Symbol	Description	Min.	Max.	Unit	Notes
	GPIO pin interrupt pulse width (digital glitch filter disabled) — Synchronous path	1.5	—	Bus clock cycles	1, 2
	GPIO pin interrupt pulse width (digital glitch filter disabled, passive filter disabled) — Asynchronous path	50	—	ns	3
WFRST	RESET input filtered pulse	—	100	ns	4
WFRST	RESET input not filtered pulse	100	—	ns	

1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In Stop and VLPS modes, the synchronizer is bypassed so shorter pulses can be recognized in that case.
2. The greater of synchronous and asynchronous timing must be met.
3. These pins do not have a passive filter on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
4. Minimum length of RESET pulse, guaranteed not to be filtered by the internal filter.

5.3 DC electrical specifications at 3.3 V Range

Table 9. DC electrical specifications at 3.3 V Range

Symbol	Parameter	Value			Unit	Notes
		Min.	Typ.	Max.		
V_{DD}	I/O Supply Voltage	2.7	3.3	4	V	1
V_{ih}	Input Buffer High Voltage	$0.7 \times V_{DD}$	—	$V_{DD} + 0.3$	V	2
V_{il}	Input Buffer Low Voltage	$V_{SS} - 0.3$	—	$0.3 \times V_{DD}$	V	3
V_{hys}	Input Buffer Hysteresis	$0.06 \times V_{DD}$	—	—	V	
Ioh_Standard	I/O current source capability measured when pad = ($V_{DDE} - 0.8$ V)	3.5	—	—	mA	

Table continues on the next page...

Table 9. DC electrical specifications at 3.3 V Range (continued)

Symbol	Parameter	Value			Unit	Notes
		Min.	Typ.	Max.		
Iol_Standard	I/O current sink capability measured when pad = 0.8 V	3	—	—	mA	
Ioh_Strong	I/O current source capability measured when pad = ($V_{DDE} - 0.8$ V)	14	—	—	mA	4
Iol_Strong	I/O current sink capability measured when pad = 0.8 V	12	—	—	mA	5
IOHT	Output high current total for all ports	—	—	100	mA	
IIN	Input leakage current (per pin) for full temperature range at $V_{DD} = 3.3$ V					6
	All pins other than high drive port pins		0.005	0.5	μ A	
	High drive port pins ⁷		0.010	0.5	μ A	
R _{PU}	Internal pullup resistors	20		60	k Ω	8
R _{PD}	Internal pulldown resistors	20		60	k Ω	9

1. S32K148 will operate from 2.7 V when executing from internal FIRC. When the PLL is engaged S32K148 is guaranteed to operate from 2.97 V. All other S32K family devices operate from 2.7 V in all modes.
2. For reset pads, same V_{ih} levels are applicable
3. For reset pads, same V_{il} levels are applicable
4. The value given is measured at high drive strength mode. For value at low drive strength mode see the Ioh_Standard value given above.
5. The value given is measured at high drive strength mode. For value at low drive strength mode see the Iol_Standard value given above.
6. Several I/O have both high drive and normal drive capability selected by the associated Portx_PCRn[DSE] control bit. All other GPIOs are normal drive only. For details refer to *S32K144_IO_Signal_Description_Input_Multiplexing.xlsx* attached with the *Reference Manual*.
7. When using ENET and SAI on S32K148, the overall device limits associated with high drive pin configurations must be respected i.e. On 144-pin LQFP the general purpose pins: PTA10, PTD0, and PTE4 must be set to low drive.
8. Measured at input $V = V_{SS}$
9. Measured at input $V = V_{DD}$

5.4 DC electrical specifications at 5.0 V Range

Table 10. DC electrical specifications at 5.0 V Range

Symbol	Parameter	Value			Unit	Notes
		Min.	Typ.	Max.		
V_{DD}	I/O Supply Voltage	4	—	5.5	V	
V_{ih}	Input Buffer High Voltage	$0.65 \times V_{DD}$	—	$V_{DD} + 0.3$	V	1
V_{il}	Input Buffer Low Voltage	$V_{SS} - 0.3$	—	$0.35 \times V_{DD}$	V	2
V_{hys}	Input Buffer Hysteresis	$0.06 \times V_{DD}$	—	—	V	
Ioh_Standard	I/O current source capability measured when pad = ($V_{DDE} - 0.8$ V)	5	—	—	mA	
Iol_Standard	I/O current sink capability measured when pad = 0.8 V	5	—	—	mA	

Table continues on the next page...

Table 14. Device clock specifications 1 (continued)

Symbol	Description	Min.	Max.	Unit
f _{SYS}	System and core clock	—	48	MHz
f _{BUS}	Bus clock	—	24	MHz
f _{FLASH}	Flash clock	—	24	MHz
Normal run mode (S32K14x series) ³				
f _{SYS}	System and core clock	—	80	MHz
f _{BUS}	Bus clock	—	40	MHz
f _{FLASH}	Flash clock	—	26.67	MHz
VLPR mode ⁴				
f _{SYS}	System and core clock	—	4	MHz
f _{BUS}	Bus clock	—	4	MHz
f _{FLASH}	Flash clock	—	1	MHz
f _{ERCLK}	External reference clock	—	16	MHz

1. Refer to the section [Feature comparison](#) for the availability of modes and other specifications.
2. Only available on some devices. See section [Feature comparison](#).
3. With SPLP as system clock source.
4. The frequency limitations in VLPR mode here override any frequency specification listed in the timing specification for any other module.

6 Peripheral operating requirements and behaviors

6.1 System modules

There are no electrical specifications necessary for the device's system modules.

6.2 Clock interface modules

6.2.1 External System Oscillator electrical specifications

6.2.3 System Clock Generation (SCG) specifications

6.2.3.1 Fast internal RC Oscillator (FIRC) electrical specifications

Table 17. Fast internal RC Oscillator electrical specifications

Symbol	Parameter ¹	Value			Unit
		Min.	Typ.	Max.	
F_{FIRC}	FIRC target frequency	—	48	—	MHz
ΔF	Frequency deviation across process, voltage, and temperature < 105°C	—	±0.5	±1	% F_{FIRC}
ΔF_{125}	Frequency deviation across process, voltage, and temperature < 125°C	—	±0.5	±1.1	% F_{FIRC}
$T_{Startup}$	Startup time		3.4	5	μs ²
T_{JIT} ³	Cycle-to-Cycle jitter	—	250	500	ps
T_{JIT} ³	Long term jitter over 1000 cycles	—	0.04	0.1	% F_{FIRC}

1. With FIRC regulator enable

2. Startup time is defined as the time between clock enablement and clock availability for system use.

3. FIRC as system clock

NOTE

Fast internal RC Oscillator is compliant with CAN and LIN standards.

6.2.3.2 Slow internal RC oscillator (SIRC) electrical specifications

Table 18. Slow internal RC oscillator (SIRC) electrical specifications

Symbol	Parameter	Value			Unit
		Min.	Typ.	Max.	
F_{SIRC}	SIRC target frequency	—	8	—	MHz
ΔF	Frequency deviation across process, voltage, and temperature < 105°C	—	—	±3	% F_{SIRC}
ΔF_{125}	Frequency deviation across process, voltage, and temperature < 125°C	—	—	±3.3	% F_{SIRC}
$T_{Startup}$	Startup time	—	9	12.5	μs ¹

1. Startup time is defined as the time between clock enablement and clock availability for system use.

Table 21. Flash command timing specifications (continued)

Symbol	Description ¹	Min.	Typ.	Max.	Unit	Notes
t _{eewr16b64k}	<ul style="list-style-type: none"> 48 KB EEPROM backup 64 KB EEPROM backup 	—	475	2000	μs	
t _{eewr32bers}	32-bit write to erased FlexRAM location execution time	—	360	2000	μs	
t _{eewr32b32k}	32-bit write to FlexRAM execution time:	—	630	2000	μs	3, 4
t _{eewr32b48k}	<ul style="list-style-type: none"> 32 KB EEPROM backup 	—	720	2125	μs	
t _{eewr32b64k}	<ul style="list-style-type: none"> 48 KB EEPROM backup 64 KB EEPROM backup 	—	810	2250	μs	
t _{quickwr}	32-bit Quick Write execution time : Time from CCIF clearing (start the write) until CCIF setting (32-bit write complete, ready for next 32-bit write)					
	<ul style="list-style-type: none"> 1st 32-bit write 	—	200	550	μs	5, 6
	<ul style="list-style-type: none"> 2nd through Next to Last (Nth-1) 32-bit write 	—	150	550	μs	
	<ul style="list-style-type: none"> Last (Nth) 32-bit write (time for write only, not cleanup) 	—	200	550	μs	
t _{quickwrClnup}	Quick Write Cleanup execution time	—	—	(Number of Quick Writes) * 2.0	ms	7

1. All command times assumes 25 MHz or greater flash clock frequency (for synchronization time between internal/external clocks).
2. Maximum times for erase parameters based on expectations at cycling end-of-life.
3. For all EEPROM Emulation terms, the specified timing shown assumes previous record clean up has occurred. This may be verified by executing FCCOB Command 0x77, and checking FCCOB number 5 contents show 0x00 - No EEPROM issues detected.
4. 'First time' EERAM writes after a Reset or SETRAM may incur additional overhead for EEE cleanup, resulting in up to 2x the times shown.
5. For 'Typ.', only after the Nth write completes will any data will be valid. Emulated EEPROM record scheme cleanup overhead may occur after this point even after a brownout or reset. If power or reset occurs before the Nth write completes, the last valid record set will still be valid and the new records will be discarded.
6. Quick Write may take up to 550 μs as additional cleanup may occur when crossing sector boundaries.
7. Time for emulated EEPROM record scheme overhead cleanup. Automatically done after last (Nth) write completes, assuming still powered. Or via SETRAM cleanup execution command is requested at a later point.

NOTE

Under certain circumstances FlexMEM maximum times may be exceeded. In this case the user or application may wait, or assert reset to the FTFC macro to stop the operation.

6.3.1.2 Reliability specifications

Table 22. NVM reliability specifications

Symbol	Description	Min.	Typ.	Max.	Unit	Notes
When using as Program and Data Flash						

Table continues on the next page...

Table 23. QuadSPI electrical specifications (continued)

FLASH PORT	Sym	Unit	FLASH A												FLASH B			
			RUN ¹						HSRUN ¹						RUN/HSRUN ²			
QuadSPI Mode			SDR						SDR						SDR		DDR ³	
			Internal Sampling		Internal DQS				Internal Sampling		Internal DQS				Internal Sampling		External DQS	
			N1		PAD Loopback		Internal Loopback		N1		PAD Loopback		Internal Loopback		N1		External DQS	
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
SCK Duty Cycle	t _{SDC}	ns	t ₁ - 1.5 t _{SCK/2}	1.5 t _{SCK/2} + 1.5	t ₁ - 1.5 t _{SCK/2}	1.5 t _{SCK/2} + 1.5	t ₁ - 1.5 t _{SCK/2}	1.5 t _{SCK/2} + 1.5	t ₁ - 1.5 t _{SCK/2}	1.5 t _{SCK/2} + 1.5	t ₁ - 0.750 t _{SCK/2}	0.750 t _{SCK/2}	t ₁ - 1.5 t _{SCK/2}	1.5 t _{SCK/2} + 1.5	t ₁ - 2.5 t _{SCK/2}	2.5 t _{SCK/2} + 2.5	t ₁ - 2.5 t _{SCK/2}	2.5 t _{SCK/2} + 2.5
Data Input Setup Time	t _{IS}	ns	15	-	2.5	-	10	-	14	-	1.5	-	9	-	25	-	-2	-
Data Input Hold Time	t _{IH}	ns	0	-	1	-	1	-	0	-	1	-	1	-	0	-	0	-
Data Output Valid Time	t _{OV}	ns	-	4.5	-	4.5	-	4.5	-	4	-	4	-	4	-	10	-	10
Data Output In-Valid Time	t _{IV}	ns	5	-	5	-	5	-	5	-	3 ⁵	-	5	-	5	-	5	-
CS to SCK Time ⁶	t _{CS SCK}	ns	5	-	5	-	5	-	5	-	5	-	5	-	10	-	10	-
SCK to CS Time ⁷	t _{SCK CS}	ns	5	-	5	-	5	-	5	-	5	-	5	-	5	-	5	-
Output Load		pf	25		25		25		25		25		25		25		25	

1. See Reference Manual for details on mode settings
2. See Reference Manual for details on mode settings
3. Valid for HyperRAM only
4. RWDS(External DQS CLK) frequency
5. For operating frequency ≤ 64 Mhz, Output invalid time is 5 ns.
6. Program register value QuadSPI_FLSHCR[TCSS] = 4'h2
7. Program register value QuadSPI_FLSHCR[TCSH] = 4'h1

Table 24. 12-bit ADC operating conditions (continued)

Symbol	Description	Conditions	Min.	Typ. ¹	Max.	Unit	Notes
C_{P2}	Analog Bus Capacitance		—	—	4	pF	
C_S	Sampling capacitance		—	4	5	pF	
f_{ADCK}	ADC conversion clock frequency	Normal usage	2	40	50	MHz	4, 5
f_{CONV}	ADC conversion frequency	No ADC hardware averaging. ⁶ Continuous conversions enabled, subsequent conversion time	46.4	928	1160	Ksps	7, 8
		ADC hardware averaging set to 32. ⁶ Continuous conversions enabled, subsequent conversion time	1.45	29	36.25	Ksps	7, 8

- Typical values assume $V_{DDA} = 5\text{ V}$, $\text{Temp} = 25\text{ }^{\circ}\text{C}$, $f_{ADCK} = 40\text{ MHz}$, $R_{AS}=20\text{ }\Omega$, and $C_{AS}=10\text{ nF}$ unless otherwise stated. Typical values are for reference only, and are not tested in production.
- DC potential difference.
- For packages without dedicated V_{REFH} and V_{REFL} pins, V_{REFH} is internally tied to V_{DDA} , and V_{REFL} is internally tied to V_{SS} . To get maximum performance, reference supply quality should be better than SAR ADC. See application note [AN5032](#) for details.
- Clock and compare cycle need to be set according to the guidelines mentioned in the *Reference Manual*.
- ADC conversion will become less reliable above maximum frequency.
- When using ADC hardware averaging, see the *Reference Manual* to determine the most appropriate setting for AVGS.
- Numbers based on the minimum sampling time of 275 ns.
- For guidelines and examples of conversion rate calculation, see the *Reference Manual* or download the ADC calculator tool.


**Figure 13. ADC input impedance equivalency diagram**

Table 26. 12-bit ADC characteristics (3 V to 5.5 V)($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SS}$) (continued)

Symbol	Description	Conditions ¹	Min.	Typ. ²	Max.	Unit	Notes
TUE ⁴	Total unadjusted error		—	±4	±8	LSB ⁵	6, 7, 8, 9
DNL	Differential non-linearity		—	±0.7	—	LSB ⁵	6, 7, 8, 9
INL	Integral non-linearity		—	±1.0	—	LSB ⁵	6, 7, 8, 9

1. All accuracy numbers assume the ADC is calibrated with $V_{REFH}=V_{DDA}=V_{DD}$, with the calibration frequency set to half the ADC clock frequency.
2. Typical values assume $V_{DDA} = 5.0$ V, Temp = 25 °C, $f_{ADCK} = 40$ MHz, $R_{AS}=20$ Ω, and $C_{AS}=10$ nF unless otherwise stated.
3. The ADC supply current depends on the ADC conversion rate.
4. Represents total static error, which includes offset and full scale error.
5. 1 LSB = $(V_{REFH} - V_{REFL})/2^N$
6. The specifications are with averaging and in standalone mode only. Performance may degrade depending upon device use case scenario. When using ADC averaging, refer to the *Reference Manual* to determine the most appropriate settings for AVGS.
7. For ADC signals adjacent to V_{DD}/V_{SS} or XTAL/EXTAL or high frequency switching pins, some degradation in the ADC performance may be observed.
8. All values guarantee the performance of the ADC for multiple ADC input channel pins. When using ADC to monitor the internal analog parameters, assume minor degradation.
9. All the parameters in the table are given assuming system clock as the clocking source for ADC.

NOTE

When using high speed interfaces such as the QuadSPI, SAI0, SAI1 or ENET there may be some ADC degradation on the adjacent analog input paths. See following table for details.

Pin name	TGATE purpose
PTE8	CMP0_IN3
PTC3	ADC0_SE11/CMP0_IN4
PTC2	ADC0_SE10/CMP0_IN5
PTD7	CMP0_IN6
PTD6	CMP0_IN7
PTD28	ADC1_SE22
PTD27	ADC1_SE21

6.4.2 CMP with 8-bit DAC electrical specifications**Table 28. Comparator with 8-bit DAC electrical specifications**

Symbol	Description	Min.	Typ.	Max.	Unit
I_{DDHS}	Supply current, High-speed mode ¹				μA
	-40 - 125 °C	—	230	300	
$I_{DDL S}$	Supply current, Low-speed mode ¹				μA
	-40 - 105 °C	—	5	10	
	-40 - 125 °C		5	13	

Table continues on the next page...




Figure 17. Typical hysteresis vs. Vin level (VDDA = 5 V, PMODE = 1)

6.5 Communication modules

6.5.1 LPUART electrical specifications

Refer to [General AC specifications](#) for LPUART specifications.

6.5.1.1 Supported baud rate

Baud rate = Baud clock / ((OSR+1) * SBR).

For details, see section: 'Baud rate generation' of the *Reference Manual*.

6.5.2 LPSPI electrical specifications

The Low Power Serial Peripheral Interface (LPSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic LPSPI timing modes.

- All timing is shown with respect to 20% V_{DD} and 80% V_{DD} thresholds.
- All measurements are with maximum output load of 50 pF, input transition of 1 ns and pad configured with fastest slew setting (DSE = 1).

Table 29. LPSPI electrical specifications¹ (continued)

Num	Symbol	Description	Conditions	Run Mode ²				HSRUN Mode ²				VLPR Mode				Unit
				5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO		5.0 V IO		3.3 V IO		
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
5	t _{WSPCK}	Clock(SPSC K) high or low time (SPSCK duty cycle)	Slave	t _{SPSCK} /2 - 3	t _{SPSCK} /2 + 3	t _{SPSCK} /2 - 3	t _{SPSCK} /2 + 3	t _{SPSCK} /2 - 3	t _{SPSCK} /2 + 3	t _{SPSCK} /2 - 3	t _{SPSCK} /2 + 3	t _{SPSCK} /2 - 5	t _{SPSCK} /2 + 5	t _{SPSCK} /2 - 5	t _{SPSCK} /2 + 5	ns
			Master													
			Master Loopback ⁵													
			Master Loopback(slow) ⁶													
6	t _{SU}	Data setup time(inputs)	Slave	3	-	5	-	3	-	5	-	18	-	18	-	ns
			Master	29	-	38	-	26	-	37	-	72	-	78	-	
			Master Loopback ⁵	7	-	8	-	5	-	7	-	20	-	20	-	
			Master Loopback(slow) ⁶	8	-	10	-	7	-	9	-	20	-	20	-	
7	t _{HI}	Data hold time(inputs)	Slave	3	-	3	-	3	-	3	-	14	-	14	-	ns
			Master	0	-	0	-	0	-	0	-	0	-	0	-	
			Master Loopback ⁵	3	-	3	-	2	-	3	-	11	-	11	-	
			Master Loopback(slow) ⁶	3	-	3	-	3	-	3	-	12	-	12	-	
8	t _a	Slave access time	Slave	-	50	-	50	-	50	-	50	-	100	-	100	ns
9	t _{dis}	Slave MISO (SOUT) disable time	Slave	-	50	-	50	-	50	-	50	-	100	-	100	ns

Table continues on the next page...




Figure 24. MII receive diagram




Figure 25. MII transmit signal diagram

The following table describes the RMII electrical characteristics.

- Measurements are with maximum output load of 25 pF, input transition of 1 ns and pad configured with fastest slew settings (DSE = 1'b1).
- I/O operating voltage ranges from 2.97 V to 3.6 V
- While doing the mode transition (RUN -> HSRUN or HSRUN -> RUN), the interface should be OFF.

Table 33. RMII signal switching specifications

Symbol	Description	Min.	Max.	Unit
—	RMII input clock RMII_CLK Frequency	—	50	MHz
RMII1, RMII5	RMII_CLK pulse width high	35%	65%	RMII_CLK period
RMII2, RMII6	RMII_CLK pulse width low	35%	65%	RMII_CLK period
RMII3	RXD[1:0], CRS_DV, RXER to RMII_CLK setup	4	—	ns
RMII4	RMII_CLK to RXD[1:0], CRS_DV, RXER hold	2	—	ns

Table continues on the next page...

Table 36. Trace specifications (continued)

	Symbol	Description	RUN Mode			HSRUN Mode		VLPR Mode	Unit
Trace on fast pads	f_{TRACE}	Max Trace frequency	80	48	40	74.667	80	4	MHz
	t_{DVO}	Data Output Valid	4	4	4	4	4	20	ns
	t_{DIV}	Data Output Invalid	-2	-2	-2	-2	-2	-10	ns
Trace on slow pads	f_{TRACE}	Max Trace frequency	22.86	24	20	22.4	22.86	4	MHz
	t_{DVO}	Data Output Valid	8	8	8	8	8	20	ns
	t_{DIV}	Data Output Invalid	-4	-4	-4	-4	-4	-10	ns




Figure 31. TRACE CLKOUT specifications

6.6.3 JTAG electrical specifications

Table 40. Revision History

Rev. No.	Date	Substantial Changes
		<ul style="list-style-type: none"> Added footnotes V_{ih} Input Buffer High Voltage and V_{il} Input Buffer Low Voltage Updated table: AC electrical specifications at 3.3 V range Updated table: AC electrical specifications at 5 V range In table: Standard input pin capacitance <ul style="list-style-type: none"> Added footnote to Normal run mode (S32K14x series) Removed note from 1M ohms Feedback Resistor in figure Oscillator connections scheme In table: External System Oscillator electrical specifications <ul style="list-style-type: none"> Updated typical of I_{DDOSC} Supply current — low-gain mode (low-power mode) (HGO=0) 1 for 4 and 8 MHz Removed rows for I_{lk_ext} EXTAL/XTAL impedance High-frequency, low-gain mode (low-power mode) and high-frequency, high-gain mode and V_{EXTAL} Updated Typ. of R_S low-gain mode Updated description of R_F, R_S, and V_{PP} Removed footnote from R_F Feedback resistor Updated footnote for C_1 C_2 and R_F In table: Table 16 <ul style="list-style-type: none"> Removed mention of high-frequency Added HGO 0, 1 information In table: Fast internal RC Oscillator electrical specifications <ul style="list-style-type: none"> Updated F_{FIRC} Updated description of ΔF Updated typ and max values of T_{JIT} cycle-to-cycle jitter and T_{JIT} Long term jitter over 1000 cycles Added footnotes to T_{JIT} cycle-to-cycle jitter and T_{JIT} Long term jitter over 1000 cycles Updated naming convention of I_{DDFIRC} Supply current Added footnote to I_{DDFIRC} Supply current Added footnote to column Parameter In table: Slow internal RC oscillator (SIRC) electrical specifications <ul style="list-style-type: none"> Removed V_{DD} Supply current in 2 MHz Mode Removed footnote and updated description of ΔF Updated footnote to F_{SIRC} and I_{DDSIRC} In table: SPLL electrical specifications <ul style="list-style-type: none"> Added row for F_{SPLL_REF} PLL Reference Updated naming convention throughout the table Updated the max value of T_{SPLL_LOCK} Lock detector detection time In table: Table 21 <ul style="list-style-type: none"> Added footnotes: <ul style="list-style-type: none"> All command times assumes ... For all EEPROM Emulation terms ... 'First time' EERAM writes after a POR ... Removed footnote 'Assumes 25 MHz or ...' Updated Max of $t_{eevr32bers}$ Added parameters $t_{quickwr}$ and $t_{quickwrCinup}$ In table: Table 22 <ul style="list-style-type: none"> Removed Typ. values for all parameters Removed footnote 'Typical values represent ...' Added footnote 'Any other EEE driver usage ...' Updated QuadSPI AC specifications Removed topic: Reliability, Safety and Security modules In table: 12-bit ADC operating conditions <ul style="list-style-type: none"> Updated V_{DDA}

Table continues on the next page...

How to Reach Us:**Home Page:**nxp.com**Web Support:**nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, Altivec, C-5, CodeTest, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, AMBA, ARM Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and μ Vision are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. ARM7, ARM9, ARM11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2015–2017 NXP B.V.

Document Number S32K1XX
Revision 4, 06/2017

